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Gentlemen:
The information contained in this memo will allow the MSFTP-2
BIT SYNCHRONIZER REPORT, TRW Document #11176-H236-RO-00 to be updated.
On page 4-2 there is an error in the definition of a 2 . The
corrected page 4-3 should be inserted.
Pages 4-3 and 4-4 attached should replace pages 4-3 and 4-4 in
the document. These pages contain additional information to aid the reader.
The assumption of a constant output for waveform 4 of page 4-11,
Figure 4.3.2.2, while being an excellent engineering assumption (within 1%)
results in an apparent improvement in the matched filter detector from pre-
filtering for low transition densities, i.e. =10%. (Section 4.5.2.2, Perfor-
mance Degradation Curves of I&D Filter Due to Prefiltering, Figures 4.5.5
through 4.5.16). In reality no net improvement can be obtained by pre-
filtering before matched filter detection.
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ABSTRACT
A detailed performance analysis of the MSFTP-2 bit synchronizer based
on technical information and drawings supplied by NASA/MSC Information
Systems Division has been accomplished. The scope of the analysis includes
derivation of a matnematical model describing the bit synchronizer perfor-
mance as applied in the MSFN network, hardware error analysis of the bit
synchronizer to predict and bound its circuit error contributions, and
laboratory testing of the tit synchronizer for comparison with predicted
results. From the mathematical model, parametric curves are generated show-
ing performance degradation as a function of signal-to-noise ratio, tran-
sition density, UC offset, timing error, and prefiltering characteristics.
The hardware error analysis, along with the parametric curves, are used to
.predict the actual performance of the operational hardware. Test results
from the bit synchronizer are compared with the predicted results.
The nominal predicted performance degradation for normal operating
conditions is 2.5 db from theoretical. This includes approximately 0.7 db
degradation attributed to prefiltering in the communications link. The
R	 worst case predicted performance, including measurement errors, is 2.9 db.
i
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4:9-	 1.0 SUMMARY OF CONCLUSIONS AND RECOMMENDATIONS
This section contains a summary of pertinent conclusions regarding
performance of the MSFTP-2 bit synchronizer as used in the MSFN system. The
conclusions are based on the results of the analysis and test data presented
in this report. Recommendations resulting from the analysis are also
included.
1.1 INTEGRATE AND DUMP SIT DETECTOR
Three major sources of performance degradation exist in the MSFTP-2 bit
synchronizer as follows:
1) Degradation due to DC offsets
°-	 2) Degradation due to timing error
3) Degradation due to prefiltering (detector mismatch)
Degradation due to DC offsets exhibits the following characteristics:
4 1) Degradation increases rapidly with increased DC offsets.
2) Degradation increases slightly with increase in SNR, i.e.,
-= the degradation due to a fixed offset is slightly greater
with system operating at an error rate of 10
-6
 than at an
error rate of 10"3.
3) Degradation depends on the relative likelihood of transmitted
=;. "ones" and "zeros ".
4) DC offsets which occur prior to the split phase chopper
(when using split phase code formats) are chopped and
integrated to zero yielding no degradation.
Error analysis of the MSFTP-2 bit synchronizer, integrate and dump
detector yields a total DC offset error of eight percent (8%) of peak signal
amplitude. With ones and zeros equally likely, this offset results in
predicted performance degradation as follows:
Degradation of the I&D detector (juo: to timing error ex­zr. „ the
following characteristics:
1) Degradation increases rapidly with increase in ti-inc :r'"or.
2) Degradation due to timing error decreases with an inz ­^ se in
prefiltering, i.e., the de radation caused by a 'F i x ec aywunt
of timing error where operatinq with unfiltered cata i< 4reater
than when operating with prefiitered data.
3) DDparada 'nn due to timing e rror decreases with a decj°hj-e in
transition density (less transitions in input data).	 ,ice
the clock is extracted from the PCM data, the	 ,f
the timing error increases with decrease in transition Density.
Degradation of the I&D detector due to prefiltering exhib^:$ the
following characteristics:
1) Degradation increases sharply with 
'
decrease in prefi l t: r cut
off frequency below twice the bit rate.
2) Degradation, with fixed conditions of prefiltering in:.-ases
with increase in transition density.
3) Degradation depends on the filter response characteris00cs
and generally decreases with increase in the order of :^e
filter, i.e., a six pole butterworth low pass filter ^`lds
slightly less degradation than does a one pole low pas< filter
of equivalent cut off frequency.
4) Error analysis of the MSFTP-2 bit synchronizer yields a total
timing error of nine percent (')',,) and ten percent (10': ` of.
a bit period for transition densitiestie  of 100 percent anJ
50 percent respectively.
Predicted performance degradation of the MSFTP-2 bit synchNnizer I&D
detector due to timing error and prefilterin g is approximately 1.5 db for
the following set of conditions:
Transition density = 50%
Signal-to-noise ratio = 13.5 dlr (10- c error rate)
Six pole Butterworth low pass prefilter with cut off
frequency of 1.5 times the bit riW
Timing error = 10% of a bit poriOd.
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For the set of conditions listed above, the total predicted performance
is as follows:
DC offset degradation
	 0.4 (db)
Timing error and prefiltering degradation
	 1`5
1.9
Allowance for cumulation of degradations
contributing less than 0.1 db degradation
each	 0.5
Nominal predicted degradation
	 2.4
Allowance for measurement accuracy
	 005
Worst case predicted degradation
	 2.9 (db)
1.2 FILTER AND SAMPLE BIT DETECTOR
Error analysis of the MSFTP-2 bit synchronizer, filter and sample detector
CJ	 yields a total DC offset error of six percent (6%) of peak signal amplitude.
This offset results in the following predicted performance degradation.
SNR db	 Performance Degradation (db)
0	 9.8	 0.13
	
11.4	 0.19
	
13.5
	 0.24
Degradation of the F&S detector due to timing error exhibits the
following characteristics:
1) Degradation increases with increase in timing error, but less
rapidly than for the I&D detector. This is due to the relative
"flatness" of the F&S detector output waveform at sampling.
2) Ogaradation due to timing error decreases with decreased
transition density. Since the clock is extracted from the
PCM data, however, the -Magnitude of timing error increases
with decrease in transition density.
3) Error analysis of the MSFTP-2 bit synchronizer yields 	 total
timing error of nine percent (9%) and ten percent-(10 %1 of
a bit period for transition densities of 100 percent and 50
percent respectively.
s=
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Performance of the F&S detector is degraded, compared to the I&D
theoretical, due to the sub-optimum nature of the F&S detector. The
predicte d performance degradation of the MSFTP-2 F&S detector with un-
filtered input data is 2.2 db for the following set of conditions:
Transition density = 50%
Signal-to-noise ratio = 13.5 db (error rate of 10-6)
Following is a summary of predicted performance for the F&S detector
DC offset degradation 0.24 (db)
F&S degradation 2.20
E 2.44
Allowance for cumulation of degradations
contributing less than 0.1 db degradation
each 0.50
Nominal predicted degradation 2.94
Allowance for measurement errors 0.50
Worst case predicted degradation 3.44 (db)
The following input conditions pertain to the above listed predicted
performance
Transition density = 50%
SNR - 13.5 db (error rate of 10-6)
Timing error = 10% of a bit period
1.3	 RECOMMENDATIONS
A slight improvement in performance of the MSFTP-2 I&D detector (0.3
db to 0.5 db) can be obtained by prefiltering the input signal at 1.5 to
2.5 times the bit rate. This is because the timing error degradation is
;lightly reduced by prefiltering.
It is recommended that particular attention be paid, during calibration
:_^J ma intenance, to the adjustnents of the tunable low pass filter, Schmitt
't vi ers, and integrator phasing. These circuits, if not properly aligned,
m *R tribute large errors.
1-4
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It is recommended that the degradation due to input AC baseline varia-
tions be measured. Analysis contained in this report shows that the bit
synchronizer will be degraded by approximately 2.8 db in the presence of
sinusoidal AC baseline variation of frequency ,.qual to one percent of the
bit rate and peak-to-peak amplitude equal to the peak-to-peak signal
amplitude.
IC
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2.0 INTRODUCTION
This report presents the results of the MSFTP-2 bit Synchronizer
performance analysis performed on subtask EB 35-01. The work was performed
by TRW Systems for NASA/MSC under Task E-596. The contents of this report
present mathematical modeling, hardware error analysis, performance
prediction, and test results for the MSFTP-2 bit synchronizer.
Background, scope, and objectives are given in Section 3.0. This
section describes the purpose and direction of the analyses.
Sections 4.0 and 5.0 give the performance analysis and theoretical
considerations of the bit synchronizer. Parametric curves are presented
showing performance degradation due to DC offsets, timing errors, and
prefiltering of the PCM data as a function of transition density, signal-
to-noise ratio, and prefilter bandwidth and response characteristics.
Curves showing predicted performance, based on the hardware error analysis,
are given. Additiona "y, test data taken on the bit synchronizer are
presented and compared with predicted performance.
Appendices A through H give detailed description and analysis in
support of the report. Included is the description of operation, DC
error analysis, prefiltering performance analysis, timing error analysis,
analysis of the bit synchronizer tunable filter and phase lock loop, AC
analysis of the baseline correction circuitry, and a description of computer
prograa..s used in the numerical computations.
Notable conclusions and recommendations are included in Section 1.0.
3.0 TECHNICAL APPROACH
3.1 BACKGROUND
3.1.1 General
The purpose of the bit synchronizer is to coherently detect noise
contaminated PCM data and to do so as efficiently as possible. The bit
synchronizer must make the best possible estimate as to which symbol
("one" or "zero") was transmitted.
To accomplish this function the bit synchronizer must perform the
following three operations.
Lock onto the incoming signal (or a separately transmitted
sync signal) and estimate the location of the bit position.
Provide a bit detector which is ;patched to the incoming
waveform such that the signal-to-noise ratio out of the
detector at the time of sampling is maximized.
Compare the detector output, at the sampling time, with a
reference voltage. which weighs the binary "one" and "zero"
symbols equally. The reference voltage is usually zero
volts, with a binary "one" being, for example, A volts
positive and a binary "zero" being A volts negative. If
the detector output exceeds zero vclts a binary "one" is
outputted, a binary "zero" is outputted otherwise.
The function of the bit detector or matched filter is to maximize
the signal-to-noise ratio, over a bit period, at its output. When sampled,
this will provide the best estimate as to which symbol was transmitted.
Only a decision as to the polarity of the signal and of the detector is
required, therefore, preservation of the signal waveform at the detector
output is unimportant. The signal waveform into the detector is important,
however, because the transfer function of the matched filter (and whether
or not a realizable matched filter exists) depends on the signal waveform.
Q
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.	
	 t
F*(jw)e 
-jw 
o
HOW) _
I Gn (F) (iii
where
F*(jw) = Fourier transform of the conjugate of the bit waveform to be
detected
Gn (F) = power spectral density of the additive Gaussian noise
Signal and noise voltages are independent.
For the important case where the noise spectrum is flat (white
Gaussian noise), Gn(F) = No , (one sided noise spectral density)
	
H(jw) = K F*( jw)e 
-jwto	
40
and the filter impulse response h(t) is the time inverted replica of the
bit waveform.
For the case of square wave PCM data, the bit symbol over a bit period
M is a constant value(A^
	 The filter with impulse respons( h(t) which is a i
time inverted replica of the bit waveform is the familiar integrate and
dump 0 0) filter which is dumped or reset at time T. i=
For the I&D filter:
H(S) = A 1, - S e-ST
h(t) = A 0 < t < T
0
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Thus the IN filter is a matched filter to a square wave PCM pulse
provided that the dump sign-.l is supplied at exactly the right time and
that the magnitude of the amplitudes of the binary ones and zeros are
symmetrical with respect to the comparison reference voltage. The IN
filter, along with pertinent waveforms, is shown in Figure 3.1.1.
In the figure the reference voltage (E ref)is zero volts which requires
the input binary one-zero symbols to be of amplitudes A and -A respectively.
Any DC offset in the PCM data must be corrected prior to input to the bit
detector or the reference voltage must be shifted with the DC offset to
maintain the symmetry.
As stated earlier, the IN filter is matched only for square wave
inputs. Prefiltering of the data prior to input to the IN mismatches the
filter with resulting loss in detection efficiency.
From the preceeding discussion it is seen that there are three (3)
major sources of performance degradation in the bit synchronizer identified
as follows:
3
3
1. DC Offset
2. Timing Error
3. Prefiltering Mismatch
Each error is composed of a number of error contributions. DC offset
error is the sum of DC circuit offsets and equivalent AC offsets which occur
in a given bit period. The timing error is the sum of filter delays, phase
lock loop output jitter, static phase error, etc. The prefiltering mismatch
is a function of bandwidth and phase/magnitude characteristics of the link
preceeding the bit synchronizer. It is recognized that performance improve-
ment may result from prefiltering with some forms of bit detectors, i.e.,
the prefiltering serves to better "match" the detector. This is generally
true of the filter and sample detector which will also be discussed.
3-3
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Figure 3.1.1 Integrate and Dump Detector and
Pertinent Waveforms
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3.1.2 MSFTP-2 Bit Synchronizer Simplified Block Diagram and Description
The MSFTP-2 bit synchronizer is shown in simplified block diagram form
in Figure 3.1.2. The bit synchronizer utilizes two bit detectors, the
integrate and dump (I&D) and the filter and sample (F&S). Either of the
two detectors can be used to reconstruct NRZ or RZ data and the I&D
detector can be used to reconstruct split phase (manchester code) data
as well.
Provision is made within the synchronizer to extract the clock or
timing information directly from the PCM data. This is done via the clock
extraction loop. The clock extraction loop provides the necessary timing
signal to the bit detectors. In the case of the I&D, the detector is
sampled just prior to dump, and dumped or reset at the end of each bit
period. The F&S detector is sampled at the middle of each bit period.
Also included in the bit synchronizer is an automatic gain control
(AGO and a baseline correction loop. The baseline correction loop
compensates for AC and DC baseline offset of the PCM data at the input.
The comparison reference voltage is zero volts. A detailed description
of operation and block diagram of the MSFTP-2 bit synchronizer_is included
in Appendix A.
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3.2 SCOPE AND OBJECTIVES
The scope of the performance analysis of the MSFTP-2 bit synchronizer,
carried out in this report, includes derivation of a mathematical model
describing the unit performance with respect to DC offset, timing error,
and prefiltering as well as error analysis of the hardware. The error
analysis was conducted in an attempt to bound and predict the overall
performance of the operational hardware. In some cases where detailed
information of circuit characteristics or mechanization techniques is not
available, engineering estimates of error contributions are utilized.
The mathematical modeling approach is shown pictorially in Figure
3.2.1. The I&D and'F&S bit detectors, which are assumed ideal, have noise
contaminated square wave inputs applied through a low pass filter H(jw)
which represents the data link. Summed with the PCM data, at the detector
inputs, is a DC offset (r) normalized to nominal peak signal amplitude.
Finally, a timing error (o), normalized to the bit period (T), is injected
into the detector timing signals.
Performance degradation is calculated as a function of signal-to-
noise ratio, bit transition density, DC offset, timing error, and filter
bandwidth and characteristics. The performance degradation is arrived at
by calculating the bit error rate (BER) which results from the combination
of errors and comparing this BER with its theoretical BER which would
result with square wave data and no timing or offset errors. The perfor-
mance degradation (in db) is the increase in input SPR which would be
required with a given combination of errors and prefiltering to achieve
the BER which would result were the errors and prefiltering not present.
Calculation of the performance degradation involves expressions which
cannot be shown in closed form, therefore the computations were run on
the computer and are includcd . in the form of parametric curves from which
the degradation can be read as a function of the error combinations.
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L4.0 PERFORMANCE ANALYSIS UTILIZING INTEGRATE AND DUMP
BIT DETECTOR
4.1 THEORETICAL PERFORMANCE OF I&0 DETECTOR
The probability of occurance of a bit error in a PCM system is the
probability that the noise will exceed the signal voltage in amplitude and
be of the opposite polarity, causing the detector to decide on the wrong
symbol. For the case of Gaussian noise the probability of error is deter-
mined using the Gaussian probability density function, P(X).
xZ
P(X) =	 1	 e	 2a1	 (4.1.1)
2n 02
F
	
	
The probability that the instantaneous noise voltage is less than the
peak signal voltage, A, is:
_ x2
Prob(X < A) =
	 A P(X) dx =
	
A	
1	 e gal dx
	
(4.1.2)f	 f
letting y = a
A	 z
G	 - '^
Prob(X < A) = j
	
	 1 e 2	 dy
V it
A	 Peak signal voltage out of the detector
but: Q a = RMS noise voltage out of the detector
(4.1.3)
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The probability of error as a function of signal-to-noise ratio, PE (x)" s:
 2
P (a) = 1 -	 1 e- 	dy - 1 - O(a)	 (4.1.4)
E
	 fx
00 2n
a	 z
P (a) = 0.5 -	 1 e- ^ dyE	 foVf2_7r
(4.1.5)
a 2 
= Signal •energy_per bit out of the detector
PMS noise out of the detector
CT	 X2 = N E = Detector output signal-to-noise ratio0 B
E = signal energy
No = noise spectral density (one sided)
B = detector bandwidth
Therefore the probability of error, P E (A), is a function of the voltage
signal-to-noise ratio out of the detector and is therefore referred to the
detector noise bandwidth. The noise bandwidth of an integrate and dump
detector with NRZ data is one half the bit r,::e as shown in the following.
4-•2
CIE
Let
X - %Tf
The noise bandwidth (8H ) of a linear network [6] is defined as:
BH 	 fgGo IH( j w)I 2 df
o
 
IH(jw)I ZMAX
H(jw) = magnitude of network transfer function
The transfer function of the ILa "" ter is:
H(S) _ A(1 - S e-STI
	
(4.1.6)
- ^T _ wT	 (4.1.7)
AejwT) _ A (- e
-	 e-jw	 jw	 J
Sin X = '1 (eix - e jX)
- 2 Sin
	
H (jw) - AT a	 WT
T
wT 2	 2Sin —
	
IH(jw)I 2 - A1T2	 2 = A2T2 Sin TjfWT	 '4T
1
	
A2T2	
Sin nTf df
B	
fe
 =
A2T2
(4.1.8)
(4.1.9)
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T =f6 =bit rate
Therefore
BB = ZB 
= 2 bi t rate
Sample,calculation of theoretical performance for the IN filter,
using Equation 4.1.4, are shown tabulated in Table 4.1.1 and plotted in
Figure 4.1.1.
The results of the preceeding discussion are adhered to throughout
the MSFTP-2 bit synchronizer analysis. Performance degradation is.always
calculated as degradation from theoretical as shown in the figure. Signal-
to-noise ratio is always referred to the ItD detector noise bandwidth of
one-half the bit rate.
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TABLE 4.1.1
SAMPLE CALCULATIONS OF THEORETICAL PERFORMANCE OF I&D FILTER
's
SNR
2.0 1.26 0.8961653188 1.0383468 x 10-i
4.0 1.585 0.9429465667 5.70534333 x 10-2
5.92 1.98 0.9761482356 2.38517644 x 10-2
7.96 2.50 0.9937903346 6.2096654 x 10-3
9.8 3.09 0.99900000 1.0000 x 10-3
9.96 3.15 0.9991836477 8.163523 x 10-4
11.92 3.95 0.9999609244 3.90756 x 10-5
14.0 5.0 0.9999997133 2.867 x 10
-y
SNR(db) = 20 lag a
1
{a) _e Y^ dy
fm 2,r
4-5
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Figure 4.1.1 Theoretical Error Probability Versus
Signal-to-Noi se Ratio
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4.2 PERFORMANCE DEGRADATION DUE TO DC OFFSETS
DC offsets at the detector input, regardless of the source of the
offsets, add to the signal level of one binary symbol and subtract for the
other, i.e., for an NRZ-L code format where binary ones are represented by
a positive voltage level and zeros by a negative level, a positive DC off-
set adds to the ones level and subtracts from the zeros. Thus the DC off-
set is an apparent increase in SNR to the ones and an apparent decrease to
the zeros in the bit stream. The resulting error probability is the sum
of the fractional error probabilities for the ones and zeros.
6
PE(r) = B PEl + (1 - B) 
PEo
	 (4.2.1)
PEl = probability of error given a one was transmitted = 1- ^ja(1 +r)]
PEo = probability of error given a zero was transmitted = 1-^ja{1-r)]
B = fraction of transmitted bits which are ones
r = DC offset normalized to peak signal level
PE(r) = 1 - B ^[a(1 + r)] - (1 - B) ^jx(1 - r)] 	 (4.2.2)
a(l+r)	 - Y
f[x( 1 + r)] = J
	
e 2 dy
For the usual case where ones and zeros are equally likely:
PE(r) = 1 - 0
.5,^[ X (l + r)] - 0.5 ^[a(1 - r)]	 (4.2.3)
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The degradation due to DC offsets has been calculated, using Equation
4.2.2, for a range of DC offsets up to 50% of peak signal amplitude (this
range of DC offset allows the general shape of the curve of degradation
to be seen). The calculations were made for SNR from 9.8 db to 13.5 db,
and likelihood of transmission of ones from 25% to 75% (normal operating
ranges). The data is presented and explained in Section 4.5, Figures 4.5.1
through 4.5.4.
4.3 PERFORMANCE DEGRADATION OF THE I&D FILTER DUE TO PREFILTERING
4.3.1 General
The theoretical performance of the I&D filter is based on infinite
I 
bandwidth preceeding the bit synchronizer (unfiltered PCM data). Addition
of prefiltering ahead of `the bit synchronizer causes a loss in I&D perfor-
mance. The inability of the prefilter output to respond, in zero time, to
the data transitions "mismatches" the input waveform to the I&D. As will
be shown, the loss depends on the filter bandwidth and transfer function.
The prefiltering also serves to reduce the noise out of the I&D
filter. The resulting performance loss is the combined effects of signal
degradation and noise improvement in the prefilter. In general, the
probability of error as a function of prefiltering, P E (f), is:
PE (f) = 1 - 4[ a(b)]	 (4.3.1)
where:
_ Detector output signal voltage with prefilter_
a Detector output signal voltage without prefilter
_ Detector output noise voltage with prefilter
b Detector outout noise voltage without prefilter
The factor (a) represents a reduction in signal at the detector output
due to prefiltering and (b) represents a reduction in noise at the detector
output.
Y
4-8
4.3.2 Signal Loss Due to Prefilter
The response, f(t), of a prefilter to square wave PCM data is shown
pictorially in Figure 4.3.2.1. The output is delayed from the input and
the waveform is corrupted. The degree to which the waveform is corrupted
depends on the occurance of transitions in the data.
Inspection of Figure 4.3.2.1 reveals that there are four possible
waveforms, over a bit period, which result from the prefiltering. The
four waveforms are sketched in Figure 4.3.2.2. The conditions for each
waveform are as follows:
Waveform (1)	 two adjacent transitions
Waveform (2) - lack of transition followed by transition
Waveform (3) - transition followed by lack of transition
Waveform (4) - lack of transitions in adjacent bits
That there are only four waveforms, assumes that the prefilter
characteristics are such that the filter output reaches the final value
(A) in a time equal to one bit period, i.e., the prefilter intersymbol
interference extends only over adjacent bits. For prefiltering cut off
frequencies of the order of 1.5 times the bit rate, as occurs in the MSFTP-2
this assumption is valid. For heavily prefiltered data (cut off frequency
less than the bit rate), the assumption will yield slightly optimistic
results but will serve as a good approximation.
There are four signal loss factors (a; of Equation 4.3.1), one for
each of the four waveforms. Assuming that the filter delay is exactly
known by the bit synchronizer (no timing error), the I&D filter output,
at sampling, for each waveform, f(t), is the integral of the waveform
over the bit period.
4-9
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Figure 4.3.2.1 Output Waveform of Prefilter with
Unfiltered PCM Input Data
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WAVEFORM (1) f1(t)
Id
WAVEFORM (2) f2(t)
WAVEFORM (4) f4(t)
I	 IA --^-	 I
I	 I0
I	 I
A —	 I
0
A --
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ra
	 WAVEFORM (3) f3(t)
Figure 4.3.2.2 Four Possible Waveforms, over a
Bit Period, of Prefiltered PCM
Data
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^T
w
Thus, the signal loss factors are:'
1	 to +T
fi ft	 f l(t) dt
f
 t
o +4
T A dtto
1	 to+T
	
al = AT fto
	
fl(t) dt
o+T
a1
 = AT f	 f1(t) dt
0
1	 t+T
a s = AT f 
o	
3 (t)f	 dt
0
1 fto+T
a4 = AT	 f 4 ( t) dt = 1
0
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These signal loss factors have been calculated for the folla.-
of prefilters for a range of filter cut off frequencies:
1) One pole low pass filter (RC section)
2) Six pole Butterworth low pass filter
3) "Ideal" low pass filter (this filter, which has a
passband as shown in Figure C-4, is not physically r^
The one pole filter represents a "minimum" type of filteri{,.
might preceed the bit synchronizer while the ideal filter repress..
maximally flat, infinite slope type of filtering. The six pole '_
filter is z. good approximation of the actual predetection filter;,_
(Reference No'. 7, Appendix B, page B-7). All three filters were r
in an attempt to bound the performance of the MSFTP-2 bit synchr..: , -
a function of prefi ltered data.
The loss factors as a function of filter type and cut off fy..
are tabulated in Table 4.3.2.1. The calculation of the prefilter
loss factors is included in Appendix C of this report.
4.3.3 Noise Improvement at the I&D Detector Output due to Pre fI^'
The noise improvement ( b) due to prefiltering is the ratio
noise voltages out of the detector with and without prefiltering.
bl _ 
P02 _ Noise Power out of Detector with Prefi1--•:
Noise Power out of Detector without Prey:
Assuming a constant noise spectral density, (No ) (White noise):
a*
Poi =
 f 
N 0  I H ( jw)1 1 df
Letting No be normalized to one
m
Poi =f ( H(jw)1 1 df
m
Cla	 H(jw) = Detector transfer function
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TABLE 4.3.2.1
SIGNAL LOSS FACTORS AT IN OUTPUT DUE TO PREFILTERING
a
FIL
TYPE
R
R ai al a3 a4 b
0.5 0.585 0.875 0.709 1.0 0.945
i 1.0 0.779 0.937 0.841 1.0 0.968
1.3 0.821 0.952 0.877 1.0 0.974
1.5 0.852 0.958 0.893 1.0 0.977
One Pole 1.7 0.869 0.963 0.906 1.0 0.981
Low Pass 2.0 0'.889 0.968 0.920 1.0 0.983Filter
3.0 0.926 0.979 0.946 1.0 0.989
4.0 0.944 0.984	 - 0.960 1.0 0.995
5.0 0.955 0.987 0.968 1.0 x-1.0
6.0 0.963 0.989 0.973 1.0 --1.0
8.0 0.972 0.992 0.980 1.0 x-1.0
0.5 0.577 0.875 0.704 1.0 0.882
1.0 0.81 0.958 0.852 1.0 0.950
1.3 0.841 0.955 0.885 1.0 0.956
1.5 0.866 0.965 0.902 1.0 0.965
Six Pole 1.7 0.888 0.974 0.914 1.0 0.972
Butterworth
2.0 0.902 0.977 0.926 1.0 0.974Filter
3.0 0.933 0.983 0.950 1.0 0.983
4.0 0.956 0.987 0.963 1.0 0.987
5.0 0.960 0.988 0.970 1.0 0.991
6.0 0.967 0.991 0.975 1.0 1.0
8.0 0.975 0.994 0.981 1.0 1.0
1.0 0.814 0.907 0.907 1.0 0.95
"Ideal"	 1.3 0.834 0.918 0.918 1.0 0.955
Square	 1.5 0.870 0.934 0.934 1.0 0.964
Lm Pass
	
1	 1.7Filter 0.892 0.949 0.949 1.0 0.972
E	 2.0 0.904 0.952 0.952 1.0 0.974
R = f  __ filter cu t off frequency
76
^.___
M
 
t rate
e
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R.
Assuming the prefilter to pass flat noise in equivalent noise bandwidth,
(f 
0
P02 Rf 
f 
0 IH(Jw) I' df	 (4.3.3.2)
-40
b2
ffo
.--  
IH(jw)1 2 df	
(4.3.3.3)
jH(Jw)j z df
It was shown in Section 4.1 (Equation 4.1.8) that the transfer function,
H(jw), of the IN filter is:
T
-
	Sin S-	 JWT
	HOJ AT 7T 2	 e 
2	 (4.3.3.4)
T
2
2	 Sin Tn 
	
IH(jw)1	 A2T2 0	 (4.3.3.5)
	
Let x	
T	
f
0 T2 
	
T	 % bit rate
fB
IF0
x
=
71 -
f8
LL
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AZ T 2
x
[Sin X
z dX
nt o X
b2 =
A2 T 2 -f [Sin X1 2 dXWT 0 (	 X	 J
fox IXSin X 11 dXV=
f
,	 (Sin dX
o	 l X
XI
Si 2X
_ Sin l X
bz = X
AC
(4.3.3.6)
(4.3.3.7)
(4.3.3.8)	
si
L
f Si nt n fB
b2 = ?	 Si 2 7r o 	-n	 fB
------
nf0
fg
f	 i/l
f Sin 2.0 f-0
b =
n	
Si 21 f° - tt--- f 8
8 0
fB
i
(4.3.3.9)
(4.3.3.10)
JH(3w)l' = A2T21 Sin 
X12
X	 I
x Sin X dx
where	 Si X = fo	 X
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The noise improvement factor squared (b 2 ) is tabulated in Table 4,3.3.1
and plotted in Figure 4.3.3.1. The noise improvement factor can be read
from the figure if the filter effective noise bandwidth is known.
Prefilter Fffective Noise Bandwidth
The effective noise bandwidth (fo ) of the one pole, ideal, and six
pole Butterworth filters are calculated using the definition of effective
square noise bandwidth.
IH(jw)12 df
fo_ _ E	 (4.3.3.11)
1H(Jw)12 
MAX
H(jw) = filter transfer function
For the one pole low pass filter:
H(jw) = 1 + l jwT	 (4.3.3.12)
IH(jw)1 2 =
	
	 1	 (Magnitude squared)
1 + wLT2
(H(jw)12MAX = 1
	
o 
= f °°	 df	 (4,3.3.13)
	
o	 1 + (27T)2f2
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f
2n fo
B
0
1.57
3.14
4.71
2n
7.85
9.42
11.0
12.56
14.12
15.7
17.28
18.84
f 0
of6
0
.785
1.5,7
2.35
n
3.92
4.71
5.5
6.28
7.06
7.85
8.64
9.42
f
Si 271 f-°
B
0
1.36
1.851
1.61
1.418
1.55
1.674
1.578
1.495
1.56
1.632
1.572
1.5312
x sin x
Si X =	 x	 dx
0
I
t	 0
TABLE 4.3.3.1
SAMPLE CALCULATIONS OF PREFILTER NOISE IMPROVEMENT FACTOR
10
'B
0
.25
.50
.75
e 1.0
1.25
1.5
1.75
2.0
2..25
2.5
2.75
t3.0
4
sin'sf-=
B
b`
i
0 0
.5 .46
1.0 i	 .775
.5 .888
0 .903
.5 .904
1.0 ;	 .932
.5 .946
0 .953
.5 .954
1.0 .956
.5 .964
0 .976 	 1
f
Sin e n
Y}	 f	 f
b^ = n Si 2n f° -	
f 
B
B	 0
ofB
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Figure 4.3.3.1 Prefilter Noise Improvement Factor versus
Prefilter Effective Noise Bandwidth
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I ^.
sfo i 	1 tan -1 Tf I"
	
2nT	 o
_ 1	 n _ 1
foi 2irT 2-4T
T=RC =2I
c
f  = 3 db cut off frequency of one pole filter
	f o 
= 2 fc = 1.57 fc 	 (4.3.3.14)
For the ideal low pass filter the effective noise bandwidth is
equal to the cut off frequency.
f  = f  = cut off frequency of ideal filter.
For the six pole Butterworth filter, the magnitude is of the form:
IH( jw )I =	 1	 (4.3.3.15)
(_,_) I z i jz
1+c
fc = 3 db cut off frequency
I H ( jw ) I 2 =	 l
r
1 + \ c!1z
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( H (J w )1 2 MAX !-- 1
f	
m	
dfo f" 	 f i z
c
Integrating numerically, the effective noise bandwidth was found to be.
f  = 1.011 f 	 (4.3.3.16)
The equations for noise improvement factor for each of the three filters
Equation (4.3.3.9) are written below:
One Pole Filter
2Sine 2 12Rb2 = 1	 Si 7 2R -	 1
2 72R
Ideal Filter
.
b2 = ^ (Si 21 R _ Sin
1
R 1R )
Six Pole Butterworth Filter
b2 =n (Si 2.0221 R - Sin2 I
.
011R n R 1
where:
f
R = f = the ratio of filter 3 db cut off frequency to bit rate
B
0
Values of noise improvement factor (b) for each of the filter types,
as a function of filter cut off frequency, are tabulated in Table 4.3.2.1.
The calculations were run using a computer program for the above equations.
4.3.4 Probability of Error of Prefiltered Data
The error probability as a function of prefiltering, P E(f), is
calculated by calculating the error rate for each of the four waveforms
and summing the error rates in proportion to the likelihood of occurance
of each waveform.
PE(f) V 
aj 
PEl : 
aZ 
PEz + a3 PE3 + a4 PE4
	 (4.3.4.1)
PEl through PE4 are the probabilities of error resulting from waveforms
1 through 4 respectively.
al through a4 are the probabilities of occurance of waveforms 1 through
4 respectively of Figure 4.3.2.2.
a l + al + a 3 + a4 = 1
The weighting functions (a, through a 4 ) depend on the transition density
and the relative spacing of transit-ions. Waveform (1) can occur only if two
adjacent transitions occur and waveform (4) can occur only if there is a
lack of transitions in two adjacent bits. For an assumed 100% transition
density for N RZ data the only waveform present at the prefilter output is
waveform (1).
in this case:
ai = 1
aL = a3 = a4 = 0
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7 0
If no transitions occur in the data (transition density = 0), then
a 4 = 1
a^ =a2=a3= 0
A good representation of an actual system is to assume that the occur-
rence of transitions are "random" such that the likelihood of occurrence
of a transition in any bit is equal, and is equal to the transition density
(M). The likelihood of the lack of a transition, in any bit, is then one
minus the transition density (1 - M). Utilizing the above assumption, the
likelihood of each waveform is:
al = (M) (M)
	 = M2 	(4.3.4.2)
a 2 = (1-M) (M)	 = -M2 + M	 (4.3.4.3)
a3 = (M) (1-M)	 = -M2
 + M	 (4.3.4.4)
a 4
 = (1-M) (1-M) = M 2 - 2M + 1
	
(4.3.4.5)
a l +a2 +a 3 +a 4 = 1
0 < M < 1
The weighting functions ( a l through a 4 ) are sketched in Figure 4.3.4.1.
Equation 4.3.4.1, describing error porbability, due to prefiltering,
can now be written in terms of transition density and signal loss and noise
improvement due to prefiltering.
PE(f) = M2[1-^(a b)] + M(1-M)[i-^(ab )] + M(1-M)[1-4(a b3)]
+ (1-M)2[1-4(ab)]
	
(4.3.4.6)
a
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Figure 4.3.4.1 Prefiltered Waveform Weighting Functions
Versus Transition Density
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The error probability, P E (f), due to prefiltering has been calculated
(using Equation 4.3.4.6) for all three prefilter types. The calculations
were made for filter cut off frequencies ranging from one-half the bit rate
to eight times the bit rate, for transition densities ranging from 10% to
100%, and signal-to-noise ratios ranging from 9.8 db to 13.5 db which
theoretically correspond to error probabilities ranging from 10
-3
 to 10 -6.
The performance degradation, in db, was calculated for each calculated
error probability, P E (f), by.calculating the SNR at which a theoretical
I&D filter, with no prefiltering, would yield the same error probability as
PE (f). The degradation was calculated using a successive approximation
computer routine and Equation 4.1.4. The computer routine and flow diagram
used in the calculations is described in Appendix H of this report. The
ranges of cut off frequency, transition density, and SNR were chosen to
show the general "shape" of degradation versus these parameters.
Parametric curves showing performance degradation as a function of
prefiltering are shown in Figures 4.5.5 through 4.5.16 of Section 4.5.
®	 4.4 PERFORMANCE DEGRADATION OF I&D FILTER DUE TO TIMING ERROR
4.4.1 General
As shown in Section 3.1, the I&D filter is matched to the incoming
PCM waveform only if it is sampled and reset at exactly the right time (at
the end of the bit period). If timing error exists which displaces the
sample and reset point in time, a signal loss occurs at the I&D output with
resulting performance degradation. The amount of degradation, with a given
timing error, depends on the waveshape at the I&D input and therefore on
the characteristics of prefiltering. In general, the degradation due to
small timing error decreases with increased prefiltering, i.e., decrease
in prefiltering bandwidth. This results from the decreased slope of the
input PCM waveform at the data transitions.
4	 Y
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aThe general equation for calculating error probability with timing
error (^)1 1S:
PE(o) = 1 - O[a(ao)]
Detector output signal voltage with timing error
ao - Detector output signal voltage without timing error
The factor (ao ) represents the reduction in signal voltage, due to
timing error, at the I&D detector output.
For the case of prefiltered data and timing error, the error proba-
bility is:
a
(4.4.1.2)
The factor, a o , is now the signal voltage loss at the output of the
I&D with prefiltered data and timing error.
The factor b is the same as shown in Equation 4.3.1 and represents
the noise improvement due to the prefiltering. Use of Equation 4.4.1.2,
PE( MI yields the error probability due to both prefiltering and timing
error.
The four prefilter output waveforms, described in Section 4.3, apply
to the timing error loss as well, such that there are four values of ao,
one for each waveform. The final equation for error rate as a function
of timing error and prefiltering is:
0
PE(f ^ o) = M2 [1 - 4 () ab)a + M(1 -M) [ l - ^( aab)7
r
t
+ M(1-M) 11 - {a ab^')a + (1
	 40
 - ¢(aab00)]
F
(4.4.1.3)
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where:
a lo through 
a40 represent the signal losses for waveforms 1
through 4, respectively, as a function of timing error and
prefiltering.
b represents prefilter noise improvement
M = transition density
4.4.2 Signal Loss Due to Timing Error
The signal loss at the output of the I&D filter, caused by timing
error, results from the integration period of the filter "straddling"
data transitions. The filter integrates part of the signal voltage of
adjacent bits. If a transition occurs, the voltage polarity of adjacent
bits is reversed resulting in reduced I&D output. This is shown
pictorially in Figure 4.4.2.1. The figure shows four bits of a PCM wave-
form. Each bit waveform is one of the four possible and is so marked,
i.e., waveform (1) is between adjacent transitions, waveform (4) has no
transition on either side. For simplicity the waveforms are drawn for
the unfiltered case (square wave data).
A timing error (o) is present such that the IN integration period
(I) is displaced o seconds in time from the transitions. The resulting
signal loss factors as a function of timing error, for no prefiltering,
are:
__ Detector output with timin error
ao	 Detector output without timing error
T	 T+oT j =Adt+'	 AdtT f
o	 T
a io =	 1
T J -
 
Adt
0
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Figure 4 . 4.2.1 Timing Diagram Illustrating Timing Error in the
Bit Synchronizer
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3alo=1 -2T
Similarly
a., = 1 - 2T
a30 = 1
	
l<	
a40	
l
Thus, for no prefiltering, the signal loss is proportional to twice
the normalized timing error, at the occurance of data ,transitions, where
the timing error is normalized to the bit period T.
For the case of prefiltering, the loss factors are determined as
shown above except the output time response of the filter to the PCM wave-
form is used. This is shown in Appencix C. The signal loss factors result-
ing from the six pole Butterworth prefilter are shown in Table 4.4.2.1 for
	
­_4	 filter cut off frequencies ranging from one-half the bit rate to eight
times the bit rate and for timing error () from up to 20% of the bit
period. The signal loss factors as a function of timing error, for no pre-
filtering, (R
	
are also shown in the table.
	
At	 4.4.3 Probability of Error with Timing Error
The probability of error and performance degradation in db as a
function of timing error (using Equation 4.4.1.3) has been calculated using
the computer routine described in Appendix H. The calculations were run
for each set of loss factors shown in Table 4.4.2.1 with transition
densities ranging from 10% to 100% and SNR ranging from 9.8 db to 13.5 db
(normal operating ranges).
u
The calculated data are plotted and described in the curves of Figures
4.5.17 through 4.5.57 of Section 4.5.
4-2°
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TABLE 4.4,2.1
Signal Loss Due to Timing Error and Six Pole Butterworth
Low Pass Filter
i
R	 T	 aio	 I	 a10	 a3o	 a40	 b
0 0.577	 0.875 0.704 1	 0.882
0.05 0.571	 0.922 0.651 1	 0.882
, 5 0.10 0.553	 0.963 0.592 1	 0.882
0.15 0.520	 0.997 0.526 1	 0.882
0.20 0.485'	 1.029 0.458 1	 0.882
0 0.810	 0.958 0.852 1	 0.950
[1.0
0.05 0.798	 1.002 0.796 1	 0.950
0.10 0.764	 1.035 0.729 1	 0.950
0.15 0.708	 1.057 0.651 1	 0.950	 t
. 0,20 0.633	 1.069 0.563 1	 0.950
0 0.866	 0.965 0.902 1	 0.965
0.05 0,847	 1.006 0.843 1	 0.965
1.5 0.10 0.799	 1.031 0.768 1	 0.965
0.15 0.719	 1.042 0.679 1	 0.965
0.20 0.617	 1.040 0.577 1	 0.965
0 0.902 0.977 0.926	 1 0.974
0.05 0.864 1.008 0.857	 1 0.974
2.0 0.10 0.813 1.033 0.782	 1 0.974
0.15 0.714 1.033 0.682	 1 0.974
0.20 0.593 1.022 0.571	 1 0.974
0 .0.933 0.983 0.950 1 0.983
0.05 0.900 1.017 0.884 1 0.983
3.4 0.10 0.811 1.022 0.789 1 0.983
0.15 0.690 1.011 1	 0.678 1 0.983
0.20 0.567 1.000 '	 0.567 1 0.983
0
i
Id
TABLE 4.4.2.1 (Continued)
R
t
i4.0
.0
.0
.0
C
Taio azo a3a a4o b
0 0.956 0.987 0.963 1 0.987
0.05 0.912 1.015 0.891 1 0.987
0.10 0.802 1.010 0.786 1 0.987
0.15 0.675 0.997 0.673 1 0.987
0.20 0.538 0.993 0.569 1 0.987
0 0.960 0.988 0.970 1 0.991
0.05 0.906 1.011 0.893 1 0.991
0.10 0.785 1.000 0.784 1 0.991
0.15 0.669 0.993 0.675 1 0.991
0.20 0.576 0.996 0.578 1 0.991	 .
0 0.967 0.991 0.975 1 1.0
0.05 0.906 1.010 0.894 1 1.0
0 . 10 0.784 1.000 0.783 1 1.0
0.15 0.683 0.999 0.683 1	 - 1.0
0.20 0.594 1.004 0.588 1 1.0
0 0.975 0.994 0.981 1 1.0
0.05 0.898 1.005 0.892 1 1.0
0.10 0.781 0.997 0.784 1 1.0
0.15 0.689 1.001 0.688 1 1.0
0.20 0.587 1.000 0.587 1 1.0
0 1.0 1.0 1.0 1.0 1.0
0.05 0.9 1.0 0.9 1.0 1.0
0.10 0.8 1.0 0.8 1.0 1.0
0.15 0.7 1.0 0.7 1.0 1.0
0.20 0.6 1.0 0.6 1.0 1.0
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4.5 SUMMARY DESCRIPTION OF CALCULATED DATA PREDICTED PERFORMANCE OF THE
MSFTP-2 BIT SYNCHRONIZER, AiiD TEST DATA FOR THE INTEGRATE WiD DUMP
DETECTOR
4.5.1 General
In this section, the following is presented:
Calculated Data - The degradation which results from DC offsets, pre-
filtering (or system bandlimiting), and timing error are shown in a set
of parametric curves. From the curves, the degradation can be determined
for variable SNR, transition density, and prefiltering bandwidth.
Predicted Performance— Curves are presented which show the predicted
performance of the MSFTP-2 bit synchronizer. The curves were drawn by using
the calculated curves and the hardware error analyses given in the
Appendices. Using the calculated/estimated errors, the degradation is
read from the calculated curves.
Test Data - Test data from the MSFTP-2 bit synchronizer is presented-
for comparison with predicted results.
4.5.2 Calculated Data
4.5.2.1 Performance De g radation Curves of I&D Filter Due to DC Offsets
Figure 4.5.1 shows performance degradation versus DC offset for four
signal-to-noise ratios from 9.8 db to 13.5 db (normal operating range).
These SNR's correspond to theoretical bit error rates of 10 -3 and 10-6
respectively. In this figure ones and zeros are equally likely.
Figure 4.5.2 shows performance degradation versus SNR for four values
of DC offset from 5% to 20% of peak signal amplitude. Again ones and zeros
are equally likely.
Figure 4.5.3 shows performance degradation versus likelihood of trans-
n ission of ones, for values of DC offset from 50 to 20% of peak signal
a--p litude. The SNR is 9.8 db.
^r
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'	 The following conclusions are drawn regarding the degradation due to
DC offset:
1) The degradation increases very rapidly as a function of
offset for offsets of greater than 5% of peak signal
amplitude.
2) The degradation increases slightly, at a given DC offset,
with increase in SNR, i.e., the degradation with a fixed
DC offset is more severe in systems operating at a lower
error rate.
4.5.2.2 Performance Degradation Curves of :&0 Filter Due to Prefiltering
Figures 4.5.5 through 4.5.16 show the M ,performance degradation due
	
_	 to prefiltering. The degradatior, increases sharply with decrease in band-
width. The absolute values of degradation for each filter are close, with
, `¢	 the six pole Butterworth and the ideal filter being almost identical.
From this it is concluded that degradation due to filtering in the MSFTP-2
system, whatever the equivalent transfer function of the filtering, should
closely agree with calculated results so long as the bandwidth is specified.
4.5.2.3 Performance Degradation Curves of I&D Filter Due to Timing Error
The curves of Figures 4.5.17 through 4.5.56 show performance degrada-
tion due to timing error. Figure 4.5.17 through 4.5.52 include a six pole
Butterworth prefilter and thus show the composite losses due to prefiltering
and timing error. Timing error losses, with the prefilter, can be arrived
at singly by subtracting the prefiltering loss or the loss with zero timing
error from the composite loss with timing error. Figures 4.5.53 through
4.5.56 show the loss due to timing error with no prefiltering.
It will be noted in the curves that degradation due to timing error
increases more rapidly as the filter bandwidth is increased. For example,
Figure 4.5.25 shows that with filter cut off frequency of 1.5 times the
bit rate, 50% transition density, and zero timing error, the prefilter
loss is approximately 0.4 db. Addition of timing error of 10% of a bit
period increases the degradation to approximately 1.1 db, thus the timing
C
	
error loss is 0.7 db. Figure 4.5.53 shows that for identical conditions,
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except that the prefilter has infinite bandwidth, the loss with timing
error of 10% of a bit period is approximately 1.3 db. Thus, with 10%
timing error, the prefilter improves the overall performance by approxi-
mately 0.2 db. This is shown in Figure 4.5.57 which shows degradation
versus filter cut off frequency for several values of timing error. So
long as the timing error is small, the best performance is obtained with
square wave data (large cut off frequency). For large timing error,
however, slight improvement results from some values of prefiltering.
4.5.3 Predicted Performance Results of MSFN Bit Synchronizer, 10 Filter
Figures 4.5.58 through 4.5.67 show predicted performance losses for
the MSFTP-2 bit synchronizer for transition densities of 50% and 100%, for
prefilter cut off frequencies of 0.5, 1.0, 1.5, and 2.0 times the bit
rate, and for infinite bandwidth (R = -). The transition densities and
cut off frequencies listed above were also used in the test measurements.
The curves show the following:
1) Theoretical performance
2) Loss due to composite DC offset
3) Loss due to prefiltering and timing error
4) Total loss due to DC offset, prefiltering, and timing error
[sum of (2) and (3) ]
5) Nominal predicted performance
6) Worst rase predicted performance
Curves 2 and 3 above were drawn by applying the results of the hard-
ware error analyses to the general curves of degradation for DC offset and
prefiltering and timing error. The DC error analysis of Appendix B
yields an estimated composite DC offset of 8% of peak signal amplitude.
The timing error analysis of Appendix D yields . an estimated timing error
of 9::: and 103 of a bit period for transition densities of 100% and 50%
res pectively. The final nominal and worst case curves, (5) and (6) above,
were drawn by adding 0.5 db to the'predicted curves to account for ommissions
and errors in assumptions and adding an additional 0.5 db to account for
nasurerment accuracies.
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4.5.4 Test Data from MSFTP-2 Bit Synchronizer
Figures 4.5.68 through 4.5.73 show measured performance of the MSFTP-2
bit synchronizer. The curves are plotted from test data taken by NASA/MSC.
Figures 4.5.68 through 4.5.72 show measured error rate versus SNR.
Also shown is the nominal and worst case calculated performance. The
data for then: curves were taken by applying unfiltered PCM data to the
MSFTP-2 bit synchronizer through a variable bandwidth filter and measuring
error rate versus SNR for various filter bandwidths.
Figure 4.5.73 shows measured performance degradation with incremental
DC offset applied to the input PCM data with the baseline offset correction
circuitry disabled. No prefiltering was used in this test.
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Figure 4.5.22 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
4-58
rc 4.0
SNR	 = 12.7 dB
R	 = 1.0
3,0
m
v
Z0
Q 2.00
a
c^W
0
M=1.00
M =0.75
 1 v z	 I	 I-
M =0.50P
1.0
M = . 25
M =0,10
0
0	 0.05 0.10	 0.15	 0.20	 0,25	 0,
TIMING ERROR, 8
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Figure 4.5.29 Performance Degradation Versus Timing Error,
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Figure 4.5.30 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector 0 111S
4-66
5.0	
-1 T--SNR -- 12.7 A
R	 -2.0
MM=1100
rtM = 0.75
M = 0.50
3.0
m0
ZO
2.0
0
Z
W
1.0
0
-1.0
0	 0.05	 0.50	 0.15	 0. 0	 0.25	 0.30
TIMING ERROR; 8
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Figure 4.5.32 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.33 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.34 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.35 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.36 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
4-72
4.0
M=1.004
u . 0.75
=0
3.0
0
Z
Qt 2.0
u
3
1.0
C
j
-0.
_t
I
f
g	 -
-t.0
0	 0.05	 0.10	 0.14	 0.20	 0.25	 0.30
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Figure 4.5.38 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.39 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.40 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.41 Perfo miance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.42 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.43 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4,5.44 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.45 Performance Degradation Versus Timing Error,
Integrate and Dump Sit Detector
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Figure 4.5.47	 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.48 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.50 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.51 Performance Degradation Versus Timing Error,
F Integrate and Dump Bit Detector
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Figure 4.5.52 Perfcrmai,ce Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure e .5.53 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.54 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detect-)r
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Figure 4.5.55 Performance Degradation Versus Timing Error,
Integrate and Dump Bit Detector
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Figure 4.5.56 Performance Degradation Versus Timing Error
Integrate and Dump Bit Detector
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Figure 4.5.57 Performance Degradation due to Timing Error Versus
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Detector Preceded by a Six Pole Butterworth Low
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Figure 4.5.59 Predicted Error Probability Versus Signal-to-Noise
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Figure 4.5.63 Predicted Error Probability Versus Signal-to-Noise
Ratio, MSFTP-2 Bit Synchronizer, Integrate and pump
Bit Detector
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Figure 4.5.64 Predicted Error Probability Versus Signal-to-Noise
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Figure 4.5.66 Measured Data Compared with Predicted Performance,
MSFTP-2 Bit Synchronizer, Integrate and Dump Bit
Detector
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Figure 4.5.69 Measured Data Compared with Predicted Performance,
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Figure 4.5.71 Measured Data Compared with Predicted Performance,
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i5.0 PERFORMANCE ANALYSIS UTILIZING FILTER AND SAMPLE BIT DETECTOR
5.1 GENERAL
The MSFTP-2 bit synchronizer filter and sample (F&S) detector is shown
in the block diagram of Figure 5.1.1. It consists of the following:
1) Tunable Low Pass Filter (TLPF)
2) Schmitt Trigger (ST)
3) Sample Flip Flop (SF)
The incoming noise contaminated PCM data is applied to the input of
the TLPF which, ideally, is tuned to a frequency of one-half the bit rate.
The filtered TLPF output is applied to the ST which continuously decides
as to the polarity of the TLPF output (positive or negative). The SF,
when sampled, assumes the polarity of the ST yielding the detected PCM
data.
The sampling signal to the SF is supplied via the clock extraction
circuitry and, under idealized conditions, occurs coincident with tran-
sitions in the incoming data. The TLPF delay, under ideal conditions, is
one-half the bit period such that F&S sampling occurs at the mid bit point
of the TLPF output where the signal amplitude is maximum.
Like the I&D detector, discussed in Section 4, the F&S detector
performance depends on the following:
1) Timing error
2) DC offset (including AC offset as equivalent DC offset)
3) Prefiltering
Timing error displaces the sample point away from mid bit resulting
in increased bit error rates.
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DC offset is an increase in signal level to one transmitted symbol
f=	and a decrease in signal level to the other. Thus there is an apparent
increase in SNR for transmitted "ones" and an apparent decrease in SNR
for transmitted "zeros". The resulting performance degradation is
discussed in Section 4.2.
It was shown in Section 4.3 that prefiltering of the input PCM data
degrades the performance of the I&D detector because it "mismatches" the
PCM waveform to the I&D detector. Prefiltering of the PCM data prior to
input to the F&S detector has somewhat the opposite effect. Since the F&S
detector is not matched to square wave data, prefiltering may improve the
F&S performance, or have little effect on it, while it degrades the I&0.
Thus prefiltering tends to improve the F&S performance compared to the
IN performance. With heavily filtered input data the F&S may outperform
the I&D.
Analysis of the MSFTP-2 F&S detector with prefiltered data is not under-
.
taken in this report because the MS FTP-2 predetection bandwidths are assumed
to be considerably wider than the F&S detector bandwidth. The F&S detector
cut off frequency is one-half the bit rate while the nominal predetection
cut off frequency is of the order of 1.5 times the bit rate. The F&S
detector is analyzed for square wave data which is considered to be the
"worst case". The idealized performance of the F&S detector with square
'	 wave inputs is calculated and compared to the I&D performance. Additionally,
the F&S degradation due to DC offsets and timing error are calculated.
5.2 IDEALIZED PERFORMANCE OF THE MSFTP-2 BIT SYNCHRONIZER FILTER AND SAMPLE
DETECTOR WITH SQUARE WAVE INPUT DATA
In this section the performance of the MSFTP-2 F&S detector with square
wave input data is calculated for no timing errors or DC offset. The
results are compared with the theoretical performance of the I&D detector.
It was shown in Section 4.1 that the probability of error for the
I&D detector is given by:
ca
	 	 - 2
	
P E (a} = 1 - ^(a) = 1 - fco
	
e	 dy	 (4.1.4)
 n
5-3
is the voltage signal-to-noise ratio out of the I&D detector.
z°
= Peak signal voltage out of detector
noise voltage out of detector
The probability of error of the filter and sample detector, referred
the I&D detector, is:
PE{a)=1
-^^a\6) 	(5.2.1)
2
till
	
P (X) = 1-
 fXA5 1 
e- 
2 dy	 (5.2.2)
E	 ^ Ifiv
where:
"a" (the signal loss factor) is the ratio of signal voltage out of the
F&S detector at sampling to the signal voltage out of the I&D detector
at sampling.
Sampled signal voltage out of F&S
'	 a ^ Samp ed signal voltage out of IN
"b" (the noise improvement factor) is the square root of the ratio of
the F&S and I&D detector noise bandwidth.
b = 	 noise bandwidth 1/2[F&S
I&D noisebandwidth]
The factors (a) and (b) are determined from Appendix E. the analysis
of the tunable low pass filter.
-
r
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r. Figure E-6 shows the response of the filter to a step and to a pulse
one bit period wide. Assuming that the F&S detector input is unfiltered
PCM data of variable transition density, the response of the F&S filter
can be approximated by the step and pulse responses of Figure E-6. 	 Four
possible waveforms, over a bit time, appear at the F&S filter output and
are sampled at time (T).	 The four waveforms are illustrated in Figure 5.2.1.
The conditions for each waveform are as follows:
Waveform (1) Adjacent transitions (pulse)
Waveform (2) Lack of transition followed by transition
Waveform (3) Transition followed by lack of transition
Waveform (4) Lack of adjacent transitions
The (a) factors of Equation 5.2.1 are then the ratio of the value of
each of the waveforms at sampling to the voltage output of the I&0 with
unity square wave inputs. Since the I&0 voltage output with unity square
wave inputs is unity, the (a) factors are simply the values of the wave-
forms at samplino and are read from Figure E-6 as follows:
a l = 1.11 (value of pulse response at t = 1)
al = 1 (value of step response at T = 0)
a 3 = 1,11 (value of step response at T = 1 )
a4 = 1
C,
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Figure 5 . 2.1 Illustrating Output Waveforms of Tunable Low Pass
Filter with Unfiltered PCH Input
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The effective noise bandwidth is shown in Section 3.0 of Appendix E
to be 0.785 times the bit rate. Since the I&D detector noise bandwidth is -
one-half the bit rate the (b) factor of equation 5.2.1 is:
b =  0. 75811/2 = 1.571 % = 1.26I- 5
Equation 5.2.1, for the four possible waveforms, becomes:
 aL	a3
PE(a)=1-al
	[, (al
- 
	 aZ	 a{ b 11 - a3 a! 
b j
i
	
- a4 ^^a ^
a
TI	 (5.2.3)
where al through a4 are the probabilities of occurrence of waveforms (1)
through (4) respectively and (from Section 4.3.4) are:
ai = M2
012 = 03 - (M) 0 - M)
C9 4 = (1 - M)2
where M = transition density.
The final equation for probability of error for the MSFTP-2 bit
synchronizer with unfiltered input data is:
PE	1 - M1 ^Ia^)l- M{1 - M) 0 'N I1
- M0 - M) 
0 A014
	
M) 1
	a	 (5.2.4)
	
I {	 ^'^
The error probability and the degradation in db, versus SNR,for
various transition densities, were calculated from Equation 5.2.4 using
the computer routine of Appendix H. The results are shown in Figure 5.2.2
and 5.2.3. Figure 5.2.2 shows calculated error probability versus SNR
and Figure 5.2.3 shows the degradation in (db) (referred to the I&D
theoretical) versus SNR.
From the curves it is seen that the calculated performance of the MSFTP-2
bit synchronizer F&S detector, with square wave inputs and 50% transition
density, is approximately 2 db worse than the theoretical for the I&D
detector.
5.3 PERFORMANCE DEGRADATION OF FILTER AND SAMPLE DETECTOR DUE TO DC
OFFSETS
The performance degradation of the F&S detector due to DC offsets is
determined from the analysis of performance degradation due to DC offset of
Section 4.2 and from the DC analysis and error budget of Appendix B.
In Appendix B it is shown that the worst case expected DC offset
error (r) in the F&S detector is 6% of peak signal amplitude. Using this
value, the degradation is read from Figure 4.5.1b and is as follows: .
SNR db	 Degradation NO
1
	
9.8	 0.13
	
11.4	 0.19
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	 0.24
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The degradation due to DC offsets is shown plotted on Figures 5.5.1
and 5.5.2.
-5.4 PERFORMANCE DEGRADATION OF FILTER AND SAMPLE DETECTOR DUE TO TIMING
ERROR
The F&S detector, ideally, is sampled at time T (see Figure 5.2.1)
where the filter output voltage is very near its maximum. This point
corresponds to maximum SNR for the F&S detector. Timing error (0) dis-
places the sample point away from the maximum, resulting in a reduction in
SNR at the F&S output and consequent increased error rate.
The filter output voltages (the "a" factors of Equation 5.2.3) as a
function of timing error are read from the time response of Figure E6 and
are as follows:
Timing Error fi
(Fraction of a ate aze a3e a4e
bit period)
0 1.11 1 1.11 1
0.10 1.08 1 1.08 1
0.20 1.02 1 1.02 1	 .
The degradation with the above listed values of timing error for
transition densities of from 10% to 100% was calculated using equation 5.2.3
and the computer routine of Appendix H. The results are plotted in Figures
5.4.1 through 5.4.4. These Figures show the loss with square wave data in
the MSFTP-2 bit synchronizer F&S detector (referred to the I&D theoretical)
plus the lass due to timing error.
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5.5 PREDICTED PERFORMANCE AND TEST RESULTS OF FILTER AND SAMPLE DETECTOR
Figures 5.5.1 and 5.5.2 show the predicted performance and measured
data for transition densities of 100% and 50% respectively.
The curves of each figure are as follows:
1) Theoretical curve - I&D detector with unfiltered input data.
2) Predicted performance degradation (with unfiltered data) due to
DC offsets - F&S detector.
3) F&S Performance with unfiltered data and timing error - This
curve is drawn using Figures 5.4.1 through 5.4.4 and the estimated
timing errors of Appendix D. The estimated timing error is 9%
and 10% of a bit period for transition densities of 100% and 50%
respectively.
4) Composite calculated losses - The sum of curves (2) and (3).
5) Nominal predicted erformance - This curve is drawn by adding
0.5 db to curve (4^ to allow for cumulation of degradations
contributing less than 0.1 db degradation each.
6) Worst case predicted performance - This curve is drawn by adding
0.5 db to curve (5) to account for measurement errors.
0
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APPENDIX A
BLOCK DIAGRAM AND DESCRIPTION OF OPERATION OF
MSFTP-2 BIT SYNCHRONIZER
1.0 GENERAL
This appendix contains a block diagram and description of operation
of the MSFTP-2 bit synchronizer. The material included was extracted from
the MSFTP-2 technical information* supplied by NASA.
The overall block diagram of the MSFTP-2 bit synchronizer is shown in
Figure A-1. The bit synchronizer contains five functional sections as
follows:
1) Automatic Gain Control
2) Integrate and Dump Bit Detector
3) Filter and Sample Bit Detector
4) Baseline Correction Circuitry
Code Averaging Circuit
Baseline Correction Loop
5) Clock Extraction Circuitry
Zero Crossing Detector
Phase Lock Loop
2.0 AUTOMATIC GAIN CONTROL (AGC)
The AGC consists of the Gain Control Amplifier and AGC loop. The AGC
loop consists of the 1) tunable low pass filter, 2) full wave rectifier,
and 3) integrator. The filtered PCM data out of the low pass filter is
rectified and applied to the integrator. The integrator reference voltage
*Dynatronics Inc. Technical Manual, Model 200 PCM Decommutator, MH-1042
Volumes 1, 2 and 4.
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Figure A=1 Detailed Block Diagram of the
MSFTP-2 Bit Synchronizer
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ref)is preset to correspond to the desired signal level out of the AGC.
The integrator output drives the gain control elements of the gain control
amplifier. The gain control elements are photo sensitive resistors
(Raysistors) with built-in voltage controlled light sources and form part
of a resistor network around an operational amplifier.
The nominal AGC voltage output is specified as 2 volts peak with in-
put voltages of from 0.5 to 30 volts peak to peak. The input voltage is
broken into three ranges, depending on the gain control amplifier input
attenuator, as follows:
Position
	
Input Voltage Range
1	 .	 0.5 to 7.0 volts. peak to peak
2	 1.0 to 15.0 volts peak to peak
3	 2.0 to 30.0 volts peak to peak
3.0 INTEGRATE AND DUMP BIT DETECTOR
The I&D detector consists of, integrate and dump filter, schmitt
trigger, and sampling logic. Also include-4 is a split phase chopper which
is used when operating with split phase code formats.
The split phase chopper switching inputs (BR) are square waves at the
bit rate frequency. These signals are supplied from the clock ext,-action
circuits such that when synchronism is obtained the split phase chopper
demodulates the split phase coded data providing NRZ data at its output.
The overall gain of the split phase chopper is approximately unity.
The integrate and dump filter consists of two time shared RC integrate
and dump networks. Each network integrates and is dumped (the capacitor
shorted and discharged) over alternate bit periods. One network is inte-
grating while the other is being dumped. The outputs of the two networks
are combined via an operational amplifier and applied to the schmitt
trigger.
ir
A-5
0The schmitt trigger serves as a comparator to decide whether the
operational amplifier output is positive or negative. The Schmitt trigger
output is sampled and stored, at the end of each bit period, via the
sampling logic. The sampling flip flop output is the reconstructed PCM
data from the I&D bit detector.
4.0 FILTER AND SAMPLE BIT DETECTOR
The filter and sample (F&S) bit detector consists of the tunable low
pass filter, schmitt trigger, and sampling logic. The filtered PCM data
out of the tunable low pass filter is applied to the schmitt trigger which
serves as a comparator to decide the polarity of the filter output. The
schmitt trigger output is sampled and stored via the sampling logic. The
sampling flip flop output is the reconstructed PCM data from the F&S
detector.
The tunable low pass filter has variable bandwidth, controlled from
the front panel. Ideally, the filter cut off frequency is set to one-half
the bit rate frequency and th filter phase delay is one-half the bit
period. The sampling logic clock is coincident with zero crossings of the
input data such that (including the filter delay) sampling occurs at the
mid bi t point of the filter output.
5.0 BASELINE CORRECTION CIRCUITRY
"
	
	
The baseline correction circuitry consists of the cock averaging
circuit and baseline correction loop of Figure A-1. The baseline correction
circuitry is shown in simplified form in Figure A-2.
i
5.1 !'BODE AVERAGING
The code averaging (CA) circuit consists of an active low pass filter
and summation amplifier. The input PCM data (and any DC offset on the data)
is applied to the low pass filter and to one input of the summation amplifier.
The low pass filter output is applied to a second input of the summation
C0
amplifier. Since the active filter inverts the polarity of its input
(180° phase reversal), the low pass filter output is subtracted from its
input signal via the summation amplifier. Assuming that the input to the
low pass filter is a periodic AC signal with a DC offset and the AC com-
ponent is much higher than the filter cut off frequency, then the filter
output will be the DC offset of the input.. The DC offset is then sub-
tracted from the input in the summation amplifier yielding, at the
summation amplifier output, the AC component.
The actual input to the code averaging circuit, which is PCM data, is
not usually periodic and will contain a DC component depending on the
relative number of transmitted ones and zeros. There will be no DC com-
ponent only if ones and zeros are equally likely. The code averaging
circuit cannot differentiate between DC offset and a DC component in the
PCM data and will tend to eliminate both thereby corrupting the PCM wave-
form. The tendency of the code averaging circuit to eliminate DC components
of the PCM data is compensated for by the baseline correction loop, as
will be shown. Thus the code averaging circuit makes a "coarse"
correction for DC offset and the baseline correction loop makes the "fine"
correction.
The transfer function of the code averaging circuit is given in
' Appendix G of this report.
5.2 BASELINE CORRECTION LOOP
.,
Aj
Figures A-2 and A-3 show a simplified block diagram and pertinent wave-
forms, respectively, for the baseline correction loop. Figure A-3 shows
waveforms out of the tunable low pass filter and out of the full wave
rectifier for conditions of no DC offset and positive and negative DC
offset. For convenience the waveforms are drawn for an alternate 1, 0 data
pattern. When no DC offset is present in the input, the peaks of the
rectifier output are of equal amplitude. When a positive DC offset is
present, the peaks which correspond to "ones" are increased and those
corresponding to "zeros" decreased. With negative DC offset the peaks
which correspond to "zeros" are increased and those corresponding to "ones"
are decreased.
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Figure A- 3 Baseline Correction Loop Waveforms
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C
The rectifier output is applied to a threshold detector whose
reference voltage (ETH ) is ideally set equal to the amplitude of the
rectifier output peaks when no DC offset is present. When positive DC
offset is present the threshold is exceeded when "ones" occur in the data
and when negative DC offset is present the threshold is exceeded in "zeros"
are present in the data. The threshold detector output is sampled and
stored in a flip flop. The flip flop output (D) is true or false depend-
ing on whether or not the threshold was exceeded. Simultaneously, the
filter and sample bit detector determines if the transmitted bit was a
"one" or "zero" (F&S Data). The two outputs (D) and (F&S Data) are com-
bined in an exclusive OR gate and a decision made as to whether the DC
offset is positive or negative. The exclusive OR logic is as follows:
(F&S Data)(D) + (F&S Data (—D)  = positive offset
(F&S Data)(D) + (F&S Data)(D) = negative offset
The exclusive OR gate drives an up-down counter and digital to analog
converter (DAC). The DAC output is applied to an input of the summation
amplifier. If positive offset is detected via the exclusive OR, the up-
down counter is incremented down producing a negative voltage out of the
DAC which subtracts the positive offset out in the summation amplifier.
Operation of the baseline correction loop depends on the threshold
voltage (ETH ) being set very nearly equal to the rectifier output peaks
when no DC or AC offset is present. The peak output of the rectifier is
subject to change with change in input signal level or AGC gain. The
threshold (ETH ) must "track" any change in the threshold and maintain
its level equal to the rectifier output peaks. To maintain this level,
three adjustments of E TH are provided as shown in Figure A-2. They are:
1) AGC gain adjustment - This adjustment is feedback from the
AGC loop-which changes ETH in accordance with changes in AGC
gain.
2) Initial adjustment - This is an adjustment potentiometer which is
set manually at calibration.
3) Tracking amplifier - The tracking amplifier is an (impure)
integrator the input of which is the switched logic level of
the threshold detector sampling logic. The output of the
tracking amplifier adjusts E TH in accordance with the duty
cycle of the logic level at its input. The tracking amplifier
will tend to adjust ETH to a value so the duty cycle of its
input is 50%. This duty cycle corresponds to ETH equal to the
rectifier output peaks.
Y
f
Y-
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6.0 CLOCK EXTRACTION CIRCUITRY
6.1 ZERO CROSSING DETECTOR
The zero crossing detector of Figure A-1 consists of the tunable low
pass filter, schmitt trigger, differentiator and full wave rectifier, and
one-half bit width one shot.
The filtered PCM data out of the low pass filter is "squared up" in
the schmitt trigger producing at its output a square wave signal with
transitions coincident with zero crossings of the low pass filter output.
The differentiator and full wave rectifier produces unipolar pulses coin-
cident with the transitions of the schmitt trigger output. The pulses
fire the one-half bit width one shot which produces pulses of width equal
T	 to one-half the bit period the leading edges of which are coincident with
zero crossings of the low pass filter output.
6.2 PHASE LOCK LOOP
The phase lock loop (PLL) consists of the phase detector, loop filter,
VCO drive amplifier, VCO, and digital divider. It is a conventional phase
lock loop which locks onto the bit rate frequency component of the one
shot output. The timing signals of the bit synchronizer are supplied from
the PLL.
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APPENDIX B
DC ANALYSIS AND ERROR BUDGET MSFTP-2 BIT SYNCHRONIZER
1.0 SUMMARY AND CONCLUSIONS
The technical information, supplied by NASA,-on the MSFTP-2 bit
synchronizer has been utilized to calculate and estimate the worst case
expected DC offset errors in the bit synchronizer. The worst case DC
offset error resulting from this analysis is used in Section 4.0 to cal-
culate the performance degradation of the MSFTP-2 bit synchronizer due to
DC offset errors.
The following worst case calculated DC offsets resulted from this
analysis:
8% of peak signal amplitude for I&D detector
6% of peak signal amplitude for F&S detector
2.0 INTRODUCTION
Twelve (12) major sources of DC offset error have been identified,
are discussed in Section 3.0 of this Appendix, and are summarized in Table
B-1. The normalized error contribution for each error source has been cal-
culated and is tabulated in Table B-1 opposite the error source. The
first entry in Table B-1 shows the baseline loop quantization error which
is caused by the digital-to-analog converter in the baseline correction
loop. This error is constant and is +2.35 percent of the nominal peak
signal amplitude or is a normalized DC error of 0.0235. The second entry
in the table shows the DC error caused by tuning error of the tunable low
pass filter. The error contribution is +0.21 percent of nominal peak signal
amplitude per percent tuning error. The filter is nominally tuned to a
frequency of one-half the bit rate. For each one percent error between
filter tuning and input bit rate, a normalized DC error of +0.0021 is
generated. The eights. entry in the table shows the error due to switch
offset in the integrate and dump filter. The normalized DC error is
+0.005 for each millivolt of switch offset.
B-1
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Tables B-2 and B-3 show the combined DC-error contributions for differ-
ent magnitudes of error. In Table B-2 the contributions are calculated
assuming detuning and adjustment errors of 5%, and circuit offsets in each
switch and amplifier of 5 mv. In Table B-3 the detuning and adjustment
errors are assumed to be 10% and the switch and amplifier offsets 10 mv. The
error contributions are listed for NRZ and Solit Phase data for the inte-
grate and dump detector and for NRZ data with the filter and sample detector.
When using Split Phase data the error contributions due to the baseline
loop and the low pass filter do not apply. This is because these DC errors
are chopped at the bit rate in the split phase chopper and integrated to
zero in the integrate and dump filter. When using the filter and sample
detector the contributions due to the split phase chopper, integrate and
dump filter, and low pass filter do not ap ply. Any offset in the low pass
filter is compensated by the baseline loop as seen by the filter and sample
detector.
Tables B-2 and B-3 show both the worst case total offset and the root
sum squared offset. Because of the number of contributions (which may
assume either polarity) the RSS total is most realistic.
The RSS errors of Table B-3 are taken as worst case for the MSFN bit
synchronizer. For the I&D detector, the calculated errors are 8.3%*and
5.13% for NRZ and split phase data respectiiely, therefore, worst case
value of 8% is taken for the I&D detector. For the F&S detector (calculated
5.97%) a worst case value of 6% is taken.
Not shown in Tables B-2 and B-3, is the Schmitt trigger hysteresis
error of Table B-1. The hysteresis error, which depends on transition
density, cannot be added to the other, contributions and must be calculated
separately. The calculated performance degradation due to schmitt.trigger
hysteresis error is shown in Figure B-10 and is seen to be approximately
0.1 db with hysteresis of 100 mv. The hysteresis error increases rapidly
for hysteresis voltage greater than 100 mv. The hysteresis is not expected
to be as great as 100 mv, however,.and is neglected in the performance
predictions of Section 4.0.
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TABLE B-1
DC ERROR SOURCES AND CONTRIBUTIONS
Error Sources Normalized Error Contribution
Baseline Loop Quantization Error (AQ) ±2.35% of Peak Signal Amplitude
Baseline Loop Fil Detuning Error +0.21—
% Pea k Signal
tuning
Amplitu de
Threshold
Error Initial Adjustment
±0.36
% P.S.A.
(AT) Error % Adjustment Error
AGC Adjustment Error +0.36
—
% P.S.A.
% Adjustment Error
Switch Offset +0.104
—
% P.S.A.
MV Offset
Split Phase
Chopper
Circuit Error Input Amo Offset +0.025
—
MVP.S.A.
(AC)
Output Amp Offset +0.05
—
% P.S.A.
MV
I&D Filter Switch Offset +0.5—
% P.S.A.
MV
Circuit Error
(AI) Output Amp Offset +0.05 % P.S.A.MV
Tunable Low Active Fil Offset +0.25
% P.S.A.
MV
Pass Filter
% P.S.A.Offset Error(AF) Output Amp Offset +0.05 MV
Schmitt Trigger Hysteresis Error +0.95
% P.S.A.
MV Offset(AST)
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t3.0	 DC ANALYSIS
The portion of the bit synchronizer which contributes DC offset errors
to the integrate and dump (I&D) and filter and sample (F&S) detectors is
shown in block diagram form in Figure B-1.
In general, DC offset which affects the performance of the I&D detector
consists of any offset at the output of the summation arr.Nlifier plus circuit
offsets in the split phase chopper, I&D filter, and schmitt trigger.
DC offset which affects the F&S detector consists of any offset at the
output of the low pass filter plus any offset in the schmitt trigger.
The baseline correction loop corrects for DC offset by sensing the off-
set at the output of the tunable low pass filter and subtracting it out at
the summation amplifier input via the digital to analog converter and up-
down counter.
	
The baseline loop senses the "total" DC offset at the sum-
mation amplifier output.	 This includes any offset on the PCM data input,
plus the circuit offsets in 1) the gain control amplifier, 2) code averag-
ing amplifier, and 3) summation amplifier.	 Therefore the baseline loop
corrects for circuit errors in the three above mentioned circuits so these
can be neglected.	 The baseline loop also senses any offset in the low
pass filter and adds this offset to the output of the summation amplifier.
The DC offset at the summation amplifier therefore depends on the accuracy
of the baseline loop and the offset in the low pass filter so the block
diagram can be simplified to that shown in Figure B-2.
3.1
	 DC ERROR CONTRIBUTIONS OF THE BASELINE CORRECTION LOOP
Examination of the baseline correction loop yields two major DC error
contributions as follows:
1. Quantization error of the Digital to Analog Converter
2. Error in the Threshold Voltage of the Threshold Detector.
These errors are discussed below.
B-6
O V
3:
4)
0
S-
4-3
-r-
CID
0
sn
4-3
4)
O
C%j
LL- 0
S-
LLS
O
4-
4-2
w
4--
4J C)
S-
0 L.)
G. =
1`
co
LL.
006lu>
z
0
B-7
a	 a
p	 O
O	 ^
a^	 ^
B-8
L
aiN
•r
COL
t
v
C
N
4J
.r.
co
N
1
d
tz
N
4-
O
C O
O L
•r L
4J
 W
L
O 4J
d O
N
04- 
E
rti U
L ^
rn
m O
•r 4J
O H
,L 4JU 4J
O
1--.0
co •rL
4J
Ir
•r O
4- U
•r
r ^
G. UE •r
r t
N $
N
co
C1
.r.
tL
3.1.1 Quantization Error in Baseline Loop
The analog correction voltage at the summation amplifier input is
generated via the up/down counter and digital to analog converter. The
correction voltage is shown pictorially in Figure B-3. The voltage out of
the D/A is +V depending on the count in the up/down counter. The D/A is
capable of subtracting DC errors of magnitude equal to approximately 6V.
The up/down counter is seven (7) bit or 128 position, therefore, the D/A
output changes by 12 volts in 128 counts of the up/down counter. The
nominal peak signal voltage out of the summation amp is 2V peak.
The peak quantization error as a percentage of peak signal voltage
is:
AQPK - (12810.-2) = 4.7% of peak signal.
The average quantization error is:
oQ 
= Z (4.7%) = 2.35% of peak signal.
3.1.2 Threshold Error in Baseline Loop
Accurate correction of DC baseline requires the reference threshold
(ETH ) of the threshold detector to be exactly equal to the peak signal
voltage at the output of the low pass filter. Any difference between ETH
and the peak signal voltage will cause a DC offset at the output of the
summation amplifier equal to the voltage difference. The peak signal
ljoltage at the output of the low pass filter will be constant except for
%ariation in AGC gain and variation in the tuning of the low pass filter.
Detuning of the low pass filter causes its attenuation to change.
4 COUNTS/6 VOLTS
C.
O^
D^
OW
WOZ
^O OJ U
0 19
	
0
,rro
1
COUNTDOWN COUNTUP
DIGITAL TO ANALOG (D/A) COUNT
Figure B-3 Digital-to-Analog Converter
Input-Output Characteristics
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Three adjustments of ETH are provided to hold it at the correct value
as follows:
1. A feedback is provided from the AGC detector to increase or
decrease ETH as the AGC gain increases or decreases.
2. An adjustment potentiometer is provided to manually set the
threshold initially or on a periodic basis.
3. A "tracking amplifier" is provided to automatically set the
threshold. The tracking amplifier senses the duty cycle at
the output of the threshold.detector and tends to set ETH to
a value corresponding to a 50 percent duty cycle. The correct
value of ETH will yield a 50% duty cycle at the output of the
threshold detector. The tracking amplifier is an imperfect
integrator so the error in ETH will be the initial error due
to uncrorected AGC gain variations, filter detuning, and
error in initial manual adjustment divided by the DC gain of
t	
the tracking amplifier. If a pure integral tracking amplifier
t	 were used (DC gain very large) the error would tend to be zero.
ai + DD aG+
A
T 
= THRESHOLD ERROR =	
AT
ai
 = initial adjustment error
A  = filter detuning error
A  = AGC gain error
AT = tracking amplifier DC gain
AT=
5.6 MEG =
22 
MEG	 2.8
Filter Detuning Error
The filter detuning error is the change in filter gain due to tuning
error of the tunable low pass filter. The filter is nominally tuned to a
frequency of one-half the bit rate and the filter gain is one (1). Figure
B-4shows the precentage change in signal amplitude out of the filter versus
percentage detuning from nominal. The magnitude expression for Figure B-4
is given in Appendix E, Analysis of Tunable Low Pass Filter.
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Figure B-4 Attenuation Versus Detuning Tunable
Low Pass Filter
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c A straight line approximation of the actual curve, also shown in the
figure, shows the detuning error-to be:
e = 6 percent of siq am 1 = 0.6 % sigamp1
D	 0 percent detuning
	 deb tuning
The threshold error contrib: : ted by A
D
 is:
dD = 0.6 
	 0.21 % of Signal Ampl
AT 2.8	 % of Detuning
for 5% detuning error
A
D
 = (0.21) (5) = 1.05% of Signal Ampl
for 10% detuning error
A  = 2.1% of Signal Amplitude
f
i
is
Initial Adjustment Error and AGC Gain Error
The initial adjustment error and AGC gain error depend on how well
the operator sets the potentiometer and on the accuracy of the resistors.
AOUL
A i _ 1% = 0.357 % of Signal Amplitude
AT	2.8	 % of Sig Ampl. Adjust. 'Error
QG = 1% _ 0.357 % of Signal Amplitude
AT ^	 of Sig Ampl. Adjust. Error
for 5%
 error in adjustment
A
i = A  = 25%8 = 1.79% of Signal Amplitude
T AT
for 10% error in adjustment
A' = A = 10 = 3.58% of Signal Amplitude
T	 T
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3.2 DC ERROR CONTRIBUTIONS OF THE I&D DETECTOR SPLIT PHASE CHOPPER CIRCUIT
ERROR
The split phase chopper schematic is shown in Figure B-5a. Fiqure B-5b
is an approximate equivalent circuit of the split phase chopper switch.
The switch consists of parallel NPN and PNP common emitter switches. When
the switch is OFF both transistors are back biased by approximately 5.5V,
keeping the switch off unless the voltage at the collectors exceed +5.5
volts. When the switch is ON both transistors are turned on.
Figure B-6 shows the split phase chopper with the switches replaced by
ideal switches each with a series offset. Switch S1 has an offset of ol,
switch S2 has an offset a2.' Amplifier Al has a gain of -1 and an equivalent
offset 63. Amplifier A2 has an equivalent offset o4. The input signal has
an offset of AS. Switches S1 and S2 close on alternate half bit intervals,
Sl is closed the first half of each bit and S2 is closed the second half
of each bit. Since the chopper is followed by an integrate and dump filter,
any DC offset in the last half bit period which is equal to a DC offset in
the first half bit period, but opposite in polarity, will integrate to zero. 	 A
The chopper output for the first half bit period (when Sl is closed)
RZ	 R1
Ea t
 = (E sig + AS) -- Al -- + a4 .
2R1 +—	 R 1 —
The chopper output for the last half bit period (when S2 is closed)
RL	 RL
E02 = -(E sig + AS + 03)	 + e2 C )+ 04.
R 1 —
From the above expressions it is seen that the input signal offset
(:.S) is always equal in magnitude but opposite in polarity over each bit
period. Therefore, when using the split phase code, all DC error prior
to the SP chopper is integrated out and need not be considered.
is:
is:
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9S1,
or(
ON -
ON
OFF
n--VIRTUAL GNDe SIGNAL
is
4.7K
	
5.6K
+ 12	 -12
(a) Split Phase Chopper Schematic
--
2.7	 2.7
+5.5V	 +1.4V
-1.4V	 3.65K	 3.65K	 -S.SV
(b) Approximate Equivalent Circuit of Split Phase Chopper
Figure B-5 Circuit Diagram of Split Phase Chopper
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E SI
0
R2 = 5.6K
S2
A2
Figure B-6 Equivalent Circuit of Split Phase Chopper
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The resulting offset error (AC) out of the chopper over each half bit
period is:
Rz
AC, 
= ± Al 	
± 64
Rz	 RZ
ACZ = ± A2 
\Ri/ ±
63 TR, ± A4.
Assuming the switch offset (Al & A2) to be equal and of the same polarity,
the offset over the bit time is:
R.	 1	 R.
AC = +l R2 l ± A3 (FR—) ± A4 .
Since the nominal signal level is 2.OV, the normalized error per millivolt
of offset is:
1 x 10-3	Percent of Sig Ampl
Normalized Error =	 2	 (100) = 0.05 — MV Offset
	
RZ	
5.6 _ 2.08
2.7
R2
2R 1 - 1.04
AC = +0.104 
% of Sig Ampl	
+ 0.025 
% of Sig_Ampl 
+ 0,05 
% of Sig Ampl
MV Switch Offset —	 MV Amp Offset —	 MV Amp Offset
I
II . B-17
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^t3.3 INTEGRATE AND DUMP FILTER CIRCUIT ERROR
The I&D filter is shown in simplified form in Figure B-7. The values
of R and C are programmed as a function of bit rate to maintain a near
ideal integration time constant. This results in a voltage attenuation in
the RC network of approximately 10 to 1. The loss is regained in the out-
put amplifier whose gain is maintained at approximately 10. At the
sampling time (end of each bit period), assuming the magnitudes of the
switch offset are equal, the voltage out of the amplifier is:
EO
 .= Ec 
\ I
RR)+ olRR + 63
A3 = the total output DC offset of the amplifier
E c = final voltage on the capacitor
Al = A2 = switch offset.
The DC error ( AI) out of the I&D filter is:
AI=+1061+A3
Since the nominal signal level out of the amplifier is 2.OV, the normalized
error per millivolt offset is:
Normalized Error = 1--	0-- x 100 = 0.05MV
-
Al = +0,5 % of Sig Am 1 	
+ 0.05 % of Sig Ampl
MV Switch Offset —	 MV Amp Offset
i
^r
	 B-18
ib
IOR
E SI(
2V -----
INPUT (E SIGNAL)
0
10
0
2V
e0.
	 LZI	 I
0	 T
Figure B-7 Simplified Circuit of i4SFTP-2 Integrate and
Dump Bit Detector
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t3.4 ERROR DUE TO TUNABLE LOW PASS FILTER OFFSET
The tunable low pass filter is shown in Figure B-8. The filter con-
sists of an active three section low pass filter proceeded by a resistive
attenuator with attenuation factor of 5:1 and followed by an amplifier
with gain of 5. The attenuation preceeding the filter is required to
avoid overdriving the active filter and the amplifier is used to maintain
an overall gain of one.
The active filter utilizes junction FET transistors as resistive
elements in three (3) RC sections. Fine tuning of the filter is accom-
plished by varying the resistance of the FET devices by a control voltage.
ThE MSFN technical information states that the FET devices induce DC off-
sets in the filter which are compensated by an internal DC regulator. The
{	
magnitudes of the offset are not specified.
The amplifier output is:
EC) = 5(EF + Al) + 62
Al = filter DC offset
A2 = total output offset of amplifier
The L.P. filter DC error is:
eF=+501 +02
The nominal output signal level is 2.0 volts peak, therefore:
1 x 10
-3
	1 x 10
-3
	percent si nal amylAF = +5	
2	
(100) +	
2	 (100) P MV offset
AF = +0.25
	
% Sig Amp l	 + 0.05 % Sig Ampl
MV Filter Offset —
	
MV Amp Offset
B-20
40
I t
TUNE
ei	 411	 5R
THREE-SECTION	 e F
	 e0
TUNABLE LP	 ON	 A
FILTER	 R
R
Figure B-8 Simplified Schematic of Tunable Low Pass Filter
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3.5 ERROR DUE TO SCHMITT TRIGGER HYSTERESIS
The loss due to hysteresis in the schmitt trigger depends on the
transition density. This is illustrated in Figure B-9. The figure shows
a Schmitt trigger (ST) fed by an I&D filter but the losses due to hysteresis
hold for any other filter. The Schmitt trigger has hysteresis (X) which
dete nnines the upper, and lower trigger points. It is assumed that the
hysteresis is symmetrical about zero so the UTP and LTP are equal. Once
the input voltage to the ST has crossed above the UTP the output state will
not change until the input voltage crosses below the LTP. Likewise if the
LTP has been exceeded there will be no change of state until the UTP is
exceeded.
t
If a transmitted symbol (a one, for example) was preceeded by a like
symbol (also a one) which caused the UTP to be crossed, then a noise induced
error can occur only if the magnitude of the noise voltage on the trans-
mitted symbol is equal to the signal voltage plus the hysteresis.
If the transmitted symbol (again a one) was preceeded by a zero (a	 19
transition occurred), then a noise induced error would occur if the
magnitude of the noise voltage were equal to the signal voltage minus the
hysteresis. Therefore the hysteresis improves the likelihood of making
the correct decision if no transition occurs and decreases the likelihood
of making the correct decision if a transition occurs. The hysteresis
voltage (X) effectively adds to the signal voltage if no transition occurs
and subtracts from the signal voltage if a transition does occur.
Since the ST error depends on the transition density, its error con-
tribution cannot be added directly to the DC error budget but must be
calculated separately.
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The probability of error due to ST hysteresis is:
PE
 = 1 - M ^[a(l + X)] - (1 - M) ^[ X ( 1 - X)]
M = transition density
a = voltage SNR
^(a) = cumulative Gaussian dist. function
X = hysteresis normalized to the peak signal level
Since the nominal peak signal level at the ST input is 2.OV, the
normalized ST hysteresis is:
1 x 10
-3	
0.05% of peak sig amplX =	 2	 (100) =
	 MV ST Hys t.
A
of
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NR=13.5dBI
SNR = 9.8 dBl
Z
O
Q0Q
CeOW0
1.0
iwd
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M = 0.5
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Figure B-10 Performance Degradation Versus Schmitt
Trigger Hysteresis Voltage
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APPENDIX C
INTEGRATE AND DUMP FILTER SIGNAL LOSS DUE TO
PREFILTERING AND TIMING ERROR
1.0 GENERAL
In this appendix the expressions for signal loss (amplitude reduction)
at the I&D output with the input PCM data prefiltered by a one pole low pass
filter, an ideal square low pass filter, and a six pole Butterworth low
pass filter are given. Also given are the expressions for I&D signal loss
due to timing error with the input PCM data prefiltered with a six pole
Butterworth low pass filter.
2.0 ONE POLE LOW PASS PREFILTER
The one pole low pass filter, shown in Figure C-1 has the transfer
function H00 given by :
H( jw ) =	 11 + jwRC
The response to a step input A(t) is:
t
/
E	 =A11 -e 
RC
o(t)	 (	 )
The response to a pulse one bit period (T) wide is:
_ t	 (t-T
Eo(t) = A 1 - e RC - u(t-T) e-
	
C
The step and pulse response is shown in Figure C-2.
AD
C-1
s:.
f
R
CI
H (i A = TT^z
Figure C-1 One Pole Low Pass Filter
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A----
STEP INPUT 0
-A
A
STEP RESPONSE 0
-A
PULSE INPUT 0
-A,
L2	 1	 L
A
PULSE RESPONSE 0
A
0	 to T	 TotT
Figure C-2 Response of One Pole Filter to Step
and Pulse Inputs
The voltage output of the I&D filter with a one pole filter i-s the
	
ID
area under a square pulse (0 to T) less the loss (L 1 , Lz) which occurs due
to transitions. The losses (L 1 and L Z ) are represented by the shaded areas
of Figure C-2.
Inspection of Figure C-2 shows that there are four possible waveforms,
over a bit time, out of the one pole low pass filter. The four waveforms
are shown in Figure C-3.
The loss factors which are the I&D voltage outputs with the filter
normalized to the I&D voltage output without the filter for each of the
four possible waveforms are:
1JTA
^dtT 	 - L 1 - LZ
al = 0
T f 7 dt0
2 A - Lz - L 2	 2(L1 + Lz)
a i =	 =i-	 A
^A
Similarly:
2 A - L I	 2L1
a1
^- A
A - Lz
	 2L2
a3-  
2 
A1	 -1 --^—
aWAVEFORM (1)
WAVEFORM (2)
WAVEFORM (3)
WAVEFORM (4)
A-
O r
A-
1
0-7 ,
r !
A--
 r
0-7
i	 I
A _-
1	 I
O	 I	 1
Figure C-3 Four Possible Waveforms, Over a Bit Period,
at the Output of the One Pole Low Pass Filter
with Unfiltered PCM Input
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The losses L 1 and Lz are as follows:
t 
	 t
Li =T
J
o Adt- 	 fto Ae RCdt
0
to
L 1 =A 
T 
+A 7C a-RC-1
to is the filter delay and is the time at which the waveform crosses 2 .
Ci	
to
ke - RC=iA
to
e- 
RC = 1.
2
to = 0.695 RC .
Li = A 0.695 RC1 - A LC (0.5)
Li = A 
T 
(0.195)
0
0
1
RC 21T f 
T
B
f  = filter 3 db cut off frequency
fB
 = bit rate
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f
L 1 =
	
(B)
2 	(0.195)
TtRC
LZ =T^ Ae
to
T t0
A
Z =L-
_
RC	
a	
RC
-	 T
_
_ e RC
T
L2 = -A
R^C
-
	
a	 RC -0.5
fc
f
-2n r
BLz = 2	 0.5 - e
c
f
c = R
	 R>0.5
B
L1= 2 R (0.195)
Li = 2 R (0.5 - e-2,rR1
L i + L1 = 2AR (0.695 - e-2wR)
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The signal loss factors are:
a i = 1 - R (0.695 - e-21TR^
al = i - R (0.195)
a3 = 1 - nR (0.5 - e-2nR)
a4 = 1
3.0 IDEAL LOW PASS FILTER
The passband characteristic of the "ideal" low pass filter is shown
in Figure C-4. This is a non-realizable filter. The response of this
filter to a step input A(t) is [1]:
Eo(t) = Z + 
A Si(act)
Si(X) = J sin X dX
WC 2n C
_ f 	 filter cut off frequency
R B =	 bit rate
T = 7— = bit period
B
C-8
U	 U!
wC
Figure C-4 Passband of Ideal Low Pass Filter
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lWC = M T
Eo(t) = 2 + A Si 2nR T
The response to an input pulse of amplitude (A) and width (T) is:
Eop ( t ) - Eo(t) - Eo(t-T)
r	 l
(T°.	 Eop(t)	 2 + A Si 2nR T - l2 + n Si 2,rR(T - 1)1
Si (-x) = -Si x
Eop(t) = n f Si 27rR T - Si 21TR ^T - 1) I
Let A= 1
Then:
Step Response is:
Eo(t) - 2 + n Si 2,rR M
Pulse Response is:
Eop(t) = n Si 2,R 
t 
- Si 2A (T - 1)
1
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The step and pulse response for R = 1.5 is plotted in Figure C-5 as a
function of time normalized to a bit period I t )T '
The signal loss factors for the I&D filter are the areas under step
and pulse response curves (above the one-half value) over a bit period,
normalized to the area under a.square pulse one bit period wide. The loss
factors are found by integrating the step and pulse responses.
Let t =X
Eo(X) = 2 + n Si MX
E0(X-1) = 2 + n Si 2nR(X-1)
Eop(X) _
	 [Si 2nRX - Si 2,rR(X-1),
®	 X=1 
	
fX=1
Eop
(X) dx - 	2 dx
al	
X-1 1fo	 dx
X=,	 X=,
n [Si 27rRX - Si 2nR(X-1), dx - f	 2 dx
al
	 X- 1
2 dxf0
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1.0
0.9
0.8
0.7
0.6
W 0.50D
Z 0.4
OQ
0.3
0.2
0.1
STEP RESPONSE
PULSE RESPONSE
0
-0.1
-0.2
0	 0.2	 0.4	 0.6
	
0.8	 1.0
	
1.2	 1.4	 1.6
	
1.8	 2.0
NORMALIZED TIME (T)
r
	 Figure C-5 Ideal Filter Step and Pulse Response
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X=ROR1 	 1
	
J	 [Si 2,rX dx - Si 2n(X-1)] dx - f 	 dx
	
a1=.o	
n	
o
fX-R ydx
0
a l 
= R f 
R 
n [Si 2nX dx - Si 2n(X - 1)] dx - 1
0
R 1	 R
-	 Si 2n(X-1) dx = fo Si 2nX dx
o n 
R	 R
al R 
fo 
n Si 2nX dx + R f
o
Si 2nX dx - 1
R
a l =^°,f aSi 2nXdx- i
0
 [ 1fR
	 +nSi 2n lX dx- 2 fR dx
J
	
az =a3 	 0
1 fR
2	
dx
0
a2 =a 3 =11
R 
7Si 2nXdx
0
a4=1
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The equations for the signal loss factors contain the integral of the
Si function which cannot be shown in closed form. The integration was
performed numerically, using a computer, as explained below.
The function ( Xx n Si 21TX dx) was integrated numerically by evaluat-
ing it for incremental (X) and summing the results of each evaluation. A
table was printed out (IIo ) from which the value of the integral between
desired limits (0 to X) could be read. Using the printed table the signal
loss factors were read as follows:
a l = 4 (,,X=R)o 	 - 1
al
	a3 = 2 IiX=R_	 R o
The signal loss factors were read for a range of (R) from 0.5 to 8.0
and are included in Table 4.3.2.1.
4.0 SIX POLE BUTTERWORTH FILTER
4.1 TRANSFER FUNCTION AND TIME RESPONSE
The pole locations of the six section Butterworth low pass filter are
shown in Figure C-6. They are:
S11=-B+jA
S3,4 = -C + jC
SS6 =-A ±jB
A = cos 15° _	 + 4 = 0.9659
6 = sin 150
	 2 - 4 2 0.2588
C = sin 45 0
 =	 2 = 4.7071
C-14
S-PLANE	 j u)
Figure C-6 Pole Locations of Six Pole Butterworth
Low Pass Filter
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The transfer function is:
H (S) =1S+ -jA S+B+jA S+C-jC S+C+jC S+A-jB S+A+jB
H (S) =	 I
(S2+2BS+Az+B2)(S2+2AS+A2+B2)(S1+2CS+2C2)
The response to a unit step input is:
F(S) = H(S)^S) =	 1
S(S2+2BS+A2+B2)(S2+2AS+A2+B2)(S2+2CS+2C2)
which is of the form:	
01
F(S) _	 I
S(S2+2r,iw1S+wl1 )(SZ+2C2w2S+w21)(S1+2,3W3S+w32)
and has time response of the form:
f(t) = K  + 2K l e
-Clwlt 
sin (W 1 1-C	 t + ^i)
+ 2K2e-C2W2t sin (w2 1 -^z2 t + ^2)
+ 2K 3e-C3w3t sin (w3 1-^ 32 t + 03)
F
01
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K i
 = (S_- S 1 ),-F(S)I
S = S
+1 = Angle of K1 + 900
^jwl = B	 w 1 = A2 +B2= 1 =w 
QW2 = A
	
w2 = AZ+B2=1=wc
;3w3 =C
	
W3 =TC	 = 1 = wc
:O
1 -t12	 = 1-B2 	=A
1 - ^ZZ =	 1 --AZ = B
1-^ 3 2 =	 1-CZ 	 =C
-Bw t
f(t) = Ko + 2K le o sin(Awot + 0
-Aw t
+ 2K2e o sin(Bwot + ^2)
-Cw t
+ 2K3e	 o sin(Cwot + ^3)
v 7A
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.I
Ko = S F(S)IS=O
1	 ^
Ko = 
-jA B^jA -jC C+jC A-jB +jB =
K1 = (S+B-jA) F(S)I
S=-B+jA
_	 1
Kl	 (-B+jA) ( j2A)[(C-B)=j(A-C)][(C-B)+j(A-C))[(A-B) +j(A-B)][(A-B)+j(A+B)'
K i = 
1
AT 37
K1
 = (S+A-jB) F(S)IS=-A+jB
Kz = -	 I	 n
&L (2-,3^	 $
K3 = (S+C-jC) F(S) ^	 =	 1
	
S=-C+jC	 3f (2J-3)
n n _ n
- -4+2' 4
n n nf1= -4+^= 4
n Tr	 3n
^3 =
 4 + ^ - 4
La
0
01
C-18
The step t
Therefore the step response is:
-B2nR tf(t) = 1 + 21 	 sin(A21TR .T +
r
-A2A
- r
J2	 Te	 sin (B2nR T + 4 )
2	 \.
nR T+	 a-C2	 sin(C2nR T + 4 )
2 3S-3
0
The response to a pulse one bit period wide is:
f(t) - f(t - T)
	
-B2nR t - 1) 
sin	
+ n
_T = 1 + 'f a
	
A2,rR(T
f(t )	 [
r
AM (I - 1)
e	 sin B2nR(T - 1) + 41
2- r
	
-
MaR(t - 1)	 3n
+ 'Y e	 T	 sin162%R^T - l ) + TI
24-3
The response of the filter to a unit step input and a bit period pulse
is shown in Figure C -7 • The ratio of filter 3 db frequency and bit rate
( fc )
 
of Figure C-7 is 1.5.
B
0 
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1.0
0.9
0.8
0.7
W
0.6
Z 0.5Q
0.4
0.3
0.2
0.1
0
-0.1
-0 2
.
f
R= T—C = 1.5
B
STEP RESPONSE
PULSE RESPONSE
t0 (FILTER DELAY)
T
LL-
0	 1.0	 2.0	 3.0
NORMALIZED TIME (T)
Figure C-7 Six Pole Butterworth Filter Step and'
Pulse Response
4.2 SIGNAL LOSS FACTORS SIX POLE BUTTERWORTH FILTER
Let T = X
	T = Xo 	filter delay (See Figure C-7)
	
F(X) = 1 +	 e-B21RX sin (A2nRX +14)
- 3f eA21TRX sin B27RX + 4^
2-/T
+	 e-C2nRX sin
^C2wRX + 4
2/3--3``
F(X-1) = 1 +	 e-B2,rR(X-1) sin^A2,rR(X-1) + 41
-A21rR(X-1)	 (	 n
-	 e 	 sin B21 	 + 412- VT
+ —A- a-C2,rR(X-1) sin[C2,rR(X-1) + 3w
2 3T 3
Is
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E(X-1) = F(X-1) with R = 1
E (X) = 1 + d1 a-2,rBX sin 2,rAX + 1
3f a-2,rAX sin (21TBX +
2- 33
+ 3f a-2,rCX sin (270 + 42 3Y 3
E(X-1) = 1 + 21 e-2,rB(X-1) sin f 2%A(X-1) +
33	 L
_ 3f e-27rA(X-1) sinj2nB(X-1) +2-a L
+ 3S	 e-2,rc(x-1) sin[znc(x-1) + a 12 3Y 3
d
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f4	
X=Xo+I	
fxx
0 +f
	
F(X) F(X-1)] dx " 	 f dx
=X	 l0	 0
al 
=	 f 
o+l
x	 7 dx0
f
Xo+l 
F (x) dx = f XO+R E (X) dx
o	 Xo
fXXo+l	 Xo
F(X-1) dx = fE(X)dx
o
X +l	 R
fx o dx= f Ydx =2o 0 .
Xo+R	 Xo	 R
r	 E(X) dx - f E (X) dx -
X	 o
a = o1 7
X°
f
+R 
	 R
 E(X} dx - 'f
az = °
R
2'
R - fxo
 
E (X) dx
a3 =
2
C--	 a4`= 1
The signal loss factors for the six pole Butterworth filter were
ID	
calculated numerically as follows:
The function kfx E( X) dx) was integrated, using a computer, by
evaluating it for incremental (X) and summing the results of each evaluation.
A table was printed out (I1o) from which the integral between desired.
limits (0 to X) could be read. The value of the filter delay (X o ) was
found numerically to be 0.66. Using the printed table the signal loss
factors were read as follows:
2 	 0.66
al	
R [jjR+Oj66
0.6 	 - I^ ° 	- 1
2
al - 	 [,,R+0.66]0.66 	 - 1
a3 = 1 - R [110.66]
a4 = 1
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The loss factors were read for a range of R from 0.5 to 8.0 and are
included in table 4.3.2.1.
5.0 SIGNAL LOSS FACTORS WITH TIMING ERROR AND SIX POLE BUTTERWORTH
PREFILTER
Figure C-8 shows a sketch of the pulse and step response of the filter,
i.e., the response to adjacent transitions and a single transition. A
timing error 0 is assumed such that the integration period of the I&D
filter is displaced from the transition. Inspection of the figure reveals
the following:
For adjacent transitions: A voltage loss due to timing error occurs
at the I&D output equal to the sum of the shaded areas L i and L1.
y	 For a single transition: Bit one suffers a voltage loss at the I&D
output, due to timing error, equal to the shaded area L 3 and a
voltage increase equal to the shaded area L4.
Bit two suffers a voltage loss at the I&D output, due to timing
error, equal to the sum of the shaded areas L 3
 and L5.
If no transition occurs no loss occurs due to timing error.
L1=Ll-L3
L4=L5
Xo+Ro	 1	 Xo+Ro
L 1 II
JXxo
E(X)dx - fdx
0
J X4+Rp	 1
L 1 =.	 E^X^ dx - R^e
Xo
1 f Re	 l
L 4 = 7
	
dx	 Re
0
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AA
2
0
.0
(a) ADJACENT TRANSITIONS
Fw ----BIT 2 ---4—I	
—BIT 1
'	 I	 ^
L3 	
L4
BLS 	 I +t_TIMING
	 I
ERROR
to -T	 to	 to + T
(b) SINGLE TRANSITION
Figure C-8 Illustrating Signal Loss due to Timing Error
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The losses normalized to the I&D output with no prefiltering are:
_ fXo+Ro
 E(X) dx - ^ RO	
X ROf o+
L 1 = °	
R	
=RJ
	
EM dx -o
	
R	 a
2 ROL4 - 1	 =o
RR
Using the printed table of the integral of E (X) as explained in
Section 4.0 of this appendix, the loss are read as follows:
Li -
2R (110.66+Ro)
0.66	
- 0
L4=0
The signal loss factors due to prefiltering and timing error are the
signal loss factors due to L:ie prefilter minus the losses due to timing
error. They are as follows:
a	 = a l - 2L	 = a l + 20 - 4 I+0.66+Roi(o)	 1 (o)	 R { 0.66
a	 - a+ L	 - L	 - a. + 20 - 2 (110.66+Ro)L 	4(0)	 ^(0)	 R	 0.66 
2
a 3 ( 0) = a3 - L 4(o) - L (o) -a3 -R
 (110:66+Ro)
066
a4(0) = 1
0
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The signal loss factors due to timing error with the six pole
Butterworth prefilter were read for a range of R from 0.5 to 8.0 and a
range of o from 5% to 20% of a bit period. The loss factors are included
in Table 4.4.2.1.
IL
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APPENDIX D
ANALYSIS AND BUDGLT OF TIMING ERROR FOR THE MSFTP -2 BIT SYNCHRONIZER
1.0 INTRODUCTION AND SUMMARY
The technical information, supplied by NASA, on the MSFTP-2 bit
synchronizer has been utilized to calculate and estimate the worst case
expected timing errors in the bit synchronizer. The worst case timing
errors resulting from this analysis are used in Sections 4 and 5 to cal-
culate the bit synchronizer performance degradation due to timing error.
Six major sources of timing error have been identified. They are
listed in Table D-1 along with their corresponding normalized error con-
tributions. An explanation of each error source is given in Paragraph 2
of this appendix.
Table D-Z shows the error contribution of each error source which
results from the worst case error magnitudes estimated to exist in the bit
synchronizer.
The worst case estimated timing error ( shown in Table D-2) is approxi-
mately 9% and 10%
 of a bit period, for transition densities of 100% and
50% respectively.
2.0 TIMING ERROR ANALYSIS
The portion of the MSFTP-2 bit synchronizer which contributes to
timing error is shown in Figure D-1. This portion of the bit synchronizer
is the clock extraction circuitry which consists of the zero crossing
detector and phase lock loop (PLL).
i
d	 (^s
t
D-1
TABLE D-1
TIMING ERROR SOURCES AND ERROR CONTRIBUTIONS
Normalized
Error Source Error Contribution
Tunable Low Pass Filter
Static Timing Error +0.64 Percent of Bit Period
— Percent Detuning
t	 Dynamic Timing Error +5 Percent of Bit Period
Schmitt Trigger	 •
Hystersis Delay -1 Percent of Bit Period
One Half Bit Width One Shot
Static Timing Error +0.5 Percent of Bit Period
— Percent Circuit Timing Error
Dynamic Timing Error +0.5 Percent of Bit Period
— Percent Detuning
Phase Lock Loop
Static Phase Error
High Loop B.W. 0.4
M
Med Loo
	 B.W.p 1.3 Percent of Bit Period
M Percent Frequency Uncertainty
f	 Low Loop B.W. 3.0
M 0 < M < 1 = Transition Density
[Jitter Due to Noise Negligible
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The major timing error contributions are enumerated below by circuit
block.
1) Tunable low pass filter
a) Static timing error
b) Dynamic timing error
2) Schmitt trigger
a) Hysteresis delay
3) One na1F bit width one shot
a) Static timing error
b) Dynami cj timing error
4) Phase lock loop
a) Static phase error
®	 b) Jitter due to noise in the loop
Considering the state-of-the-art in available circuitry, the differ-
entiator and full wave rectifier timing errors are judged to be negligible.
An explanation of each timing error contribution follows.
2.1 TUNABLE LOW PASS FILTER (TLPF)
Static Timing Error - The static timing error due to the TLPF is the
phase delay error through the filter due to detuning. If the filter is
tuned to exactly one half the bit rate this error contribution is zero.
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The static timing error of the TLPF is shown in Appendix E to be:
f1.2f -0.2(
	
3
f
900 - tan-,	 0	 o
(To-
T	 180°
For small de tuning errors (less than 15%) the static timing is
approximately:
= 0. 64 ( 1 - ^f--^
	\ \ 	 o
Thus the static timing error is 0.64 percent of a bit period per percent
frequency de tuning or difference between one-half the incoming bit rate and
the frequency to which the filter is tuned.
•
e _	 Percent of a bit period
T - ±0.64 Percent TLPF detuning
Dynamic Timing Error - The dynamic timing error-due to the TLPF is the
phase delay through the filter due to its intersymbol interference and due
to the harmonic content of the input PCM data. If the TLPF input is a
one-half bit rate sinusoid (heavily perfiltered alternate 1,0 PCM pattern)
the dynamic timing error contribution is zero. Harmonics in the PCM data
(such as with square wave PCM) and uneven spacing of transitions causes the
dyanmic timing error.
The dynamic timing error is approximated, using the time response
analysis of the TLPF in Appendix E, as follows.
Figure E-6 shows the TLPF output response to a step and to a square
pulse one bit period wide. The waveforms are those which would result
from a single transition or two adjacent transitions respectively. The
point at which the waveforms cross 0.5 amplitude corresponds to the "zero
crossing" or the point in time which the zero crossing detector will detect.
Ideally the waveform should cross 0.5 amplitude at 
2 
or one-half bit period.
From the figure it is seen that with a step input the 0.5 amplitude
crossing occurs at 0.44T. The sampling point (T s ) is:
Ts = (0.44 + 0.5) T = 0.94T
Ideally the sampling point should be (T) thus there is a 6%, of a bit
period, timing error.
From the pulse response it is seen that the 0.5 amplitude crossings
are 0.44T and 1.47T yielding errors of 6% and 3% respectively.
The timing errors in the 0.5 amplitude crossings are "averaged" in the
phase lock loop such that, assuming 50% pulses and 50% single transitions,
the average dynamic timing error is ap proximated as:
o _ 6% + 6% + 3% = +5% of a bit periodI
Note that these errors "lead" and therefore carry a positive sign.
2.2 SCHMITT TRIGGER (ST)
Hysteresis Delay Timing Error - This error results from failure of the
ST to trigger at exactly the zero crossings. Hysteresis in the ST will
cause its output to be delayed by the time required for the input to reach
the trigger point.
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Assuming that the hysteresis is symmetrical, i.e., the upper trigger
point is equal to the lower trigger point, and the ST input is 2 volts
peak the timing error due to hysteresis is approximately:
© = 1 sin-1 V
ST HYST
T
	
it
	
2
where
VST(HYST) 
3 Hysteresis voltage
The above equation assumes a sinusoidal in put to the ST.
For VST(HYST)	 10 MV:
r
i_ 	 z
T = 
l—^ sin` 1 1 2 = 0.16%
For VST(HYST) = 100 MV:
T = n sin-' 1/ _ -1.6%
La
-_	
Based on the calibration procedure of Reference 3, wherein the
T. hysteresis is set to the minimum value below which noise triggering occurs,
it is estimated that the worst case hysteresis voltage is of the order of
50 MV,so that:
T
-1.0%
Note that this error is a delay and therefore carries a negative sign.
0
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2.3 ONE HALF BIT WIDTH ONE SHOT (^-BWOS)
Static Timing Error - This error is caused by the period of the one
shot output not being set to exactly one half the bit period or T
Ideally the one shot output starts at the zero crossing of the data tran-
sition and is 2 wide. The one shot output is compared with the phase lock
loop reference frequency in the phase detector and, for the in sync con-
dition, the phase lock loop reference frequency transitions mark the mid
point of the one shot output, i.e., the reference frequency transitions
(T R)occur 4 delayed from the data transitions.
TR= 2 (T) `-4
An error (a) in the one shot output yields an error in the reference
frequency transitions (phase) as follows:
T s 2-
Thus the timing error is one-half the one shod static error.
An RSS static one shot error of 3% is assumed to account for component
tolerance and calibration accuracy. (The timing capacitors, which are
switched as a function of bit rate, are specified as +10%. This tolerance
is considered to be the "3a" value such that the equivalent component
tolerance error is 10%/3 v 3%.) The resulting static timing error is:
T 2= 	
(0.03) = 0.015 or ±1.5%
Dynamic Timing Error - This error is caused by imperfect closed loop
tuning of the one shot. As seen in Figure D-1, the one shot is tuned by the
output of the PLL loop filter. Small changes in input bit rate (+10%) are
"tracked" by the PLL and, since the one shot timing capacitors are fixed
for small frequency change, the one shot out put period is made to "track"
the frequency changes via the closed loop tuning. If the closed loop
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tuning were not provided, the maximum dynamic timing error would be +10%.
Assuming, however, that the closed loop tuning has a worst error of 10%,
the resulting tuning error is:
tuning error (0.1)(10%) = 1%
and the dynamic timing error is:
T _ 71 ( 0.01) = 0.005 = +0.5%
2.4 PHASE LOCK LOOP (PLL)
Static Phase Error - This error arises from the phase error which
results in the PLL when the incoming bit rate frequency is not exactly
equal to the VCO center frequency. This error is a function of loop gain.
Since loop gain of the MSFTP-2 bit synchronizer depends on the transition
density and the loop bandwidth - !tti ng, the static phase error is a function
of transition density and loop bandwidth setting.
	 i
The PLL static phase error analysis has been carried out in Appendix F
of this report. The error contributions for the three MSFTP-2 loop bandwidth
settings (from Page F-27) are:
	 o
TIMING ERROR T
LOOP BANOWIOTH	 Percent of a bit period
SETTING
	
Percent Frequencyuncertalnty
High
	
0.4
Medium	
1.3
M
Low	 3.1
i"	 where M = transition density 0 < M < I
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The timing error for the medium loop bandwidth setting (the most
commonly used setting) as a function of transition density is tabulated
below:
0
TIMING ERROR
TRANSITION 7
Percent of a Bit Period
DENSITY (M) Percent Frequency Uncertainty_
1.0 1.3
0.5 2.6
0.25 5.2
0.10 13
Jitter due to Noise in the PLL - This error contribution results from
additive noise at the input to the tunable low pass filter which varies the
time of occurence of the data transitions or zero crossings at the output
of the filter.
The error contribution is illustrated pictorially in Figure D-2.
®	 Figure D-2a shows the pertinent waveforms of the zero crossing detector and
phase lock loop for the noise free case and ideal circuitry. The output
of the TLPF is assumed to be sinusoidal (100% transition density). Figure
D-2b shows waveforms for the noisy case. It is seen that the zero cross-
ings of the 
2 
BWOS contain jitter or timing error. A modified amount of
this jitter is transferred to the PLL bit rate output depending on the
jitter spectrum and the PLL noise bandwidth.
A noise analysis of the zero crossing detector is included in the
following paragraphs from which it is seen that the timing error (jitter)
contribution due to additive gaussian noise is negligible for SNR in the
range of 9.8 db to 13.5 db. It is noted that the major timing error con-
tribution in the tunable low pass filter is its dynamic or intersymbol
"jitter" while noise induced jitter is very small.
f
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TUNABLE LOW PASS
FILTER OUTPUT
1w
TUNABLE LOW
PASS FILTER, OUTPUT
SCHMITT TRIGGER
OUTPUT
ONE-HALF BIT WIDTH
ONE SHOT OUTPUT
PLL BIT RATE
OUTPUT
(a) NOISE FREE INPUT TO TUNABLE
LOW PASS FILTER
	
SCHMITT TRIGGER	 Iwo
O oilUTPUT
	ONE-HALF BIT WIDTH	 5ONE SHOT OUTPUT
PLL BIT RATE
OUTPUT
(b) NOISY INPUT TO TUNABLE LOW
PASS FILTER
Figure D-2 Illustrating Jitter due to Noise in the
Phase Lock Loop
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2.5 NOISE ANALYSIS OF ZERO CROSSING DETECTOR
The sinusoidal output of the tunable low pass filter, e v(t )+ of
Figure D-2 has a slope at the zero crossings as follows:
ev(t) = sin wct
whe re:
we = 2nf C f
f = cut off frequency of TLPF = 2
c
f = bit rate
B
	 = T
n
we = T
d ev ( t)	 = we cos wct Jt=O
dt	 I t=0 
d ev t) I	 n slope at zero crossings
dt	 t=0 - we _ T
The amplitude of noise voltage (eN ) necessary
 to cause a timing error
shift (time shift of zero crossings) of T 1 is:
eN = T tl =T1
t
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Assuming white Gaussian noise out of the TLPF, the probability that the
magnitude of the noise is equal to or greater than the value required to
cause a timing error shift of (T 1 ) is determined from the Gaussian
probability density function as follows:
e2
_ N
,rT,
T 	 2	
2a 2
>	 1	 e	 xP [
	
deN
fIrT^ V27v
Making a change of.variable let
Y
2
X2 = eN 	 x = % , dx = 1	 de 
2ax z 	 3lax 	 3'fax
whe re:
nTj	 nTl
e 	 T , x T ► fax
eN =00 , x
D-14
"T1
Pf N ^ >_ T1=2
 J nT i
TVfax
l	 _x2
e	 /2- a x dx
377 a x
Now:
	
P i eN (^ "T	
►/
	
1 I= 2	 j'	 a-x1 dx
	
— J"	 "Ti
T37a x
	"Ti	 "T1
P f (eNj >. T= 1- H
L	 T3^ax
where:
X
H(x) = 2 f e
-a 2 
da
o
It is observed that it is necessary to know the standard deviation of the
noise a x in order to evaluate the probability of having a timing error
larger than some certain value. The standard deviation is determined as
follows:
The variance of a random variable, x, is defined as
axe 
= E lix - x]VI
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3
I^
	But the noise is zero mean E[x] = x 	 0 so that
a Z = E[x2]
The autocorrelation of a wide sense stationary random variable, [R xNI, is
defined as:
Rx (T)	 E I IX(t)] [ X (t + T),
and ifT=0
Rx (o) = E[x1]
The autocorrelation Rx (T) and spectral density S x (f) are Fourier transforms
of each other,
r^
Rx(T =J)
	
	 Sx(f) a-JW` dT
m
For white noise
S x(f) = 2
	
(two	 sided)
Therefore
N
Rx (
° ) - 2
so that
N°
°x^ = E[x2] = Rx ( ° ) = 2
N
°x -	 2
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Therefore the standArd deviation, a x , can be determined from the
noise spectral density, T . The noise spectral density is determined as
follows:
Assume that the worst case post detection SNR is 9.8 db (which
corresponds to a theoretical bit error rate of 10 -3 ). Assume also that
the MSFTP-2 predetection bandwidth is of the order of three times the bit
rate. The predetection SNR is then:
SNR = 9.8 - 10 log
 0
—L5 = 2 db
N=2db
A
N=S-2db
The nominal signal amplitude is 2 volts peak such that, referred to
one volt, the signal power is 6 db.
N = 6db-2db =4 db
but
N
N 
= 0 BW
where:
BW = 3 Bit Rate = 3(51.2 KB) = 153.6 KHz
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0
T = 4 db - (BW) db
0 = 4 db - 10 log (1.536 x 105)
-47.7 db
^2 =5.96x10-5
But a= N2 = 5.96 x 1015
therefore Qx = 7.7 x 10-3
Again, the probability that the noise has a magnitude equal to or greater
than that necessary to cause a timing error shift (T I ) is:
P [eNI>,rT =P ITE > T 1 = 1- H	 '^	 T 1
 J 3f x T
TE = noise induced timing error
ax = 7.7 x 10-3
T,
 T
T	 Timing error of less than or equal to 0.5 percent of a bit period
Ti > 0.005, will degrade performance by less than 0.1 db. This is shown in
the curves of performance degradation versus timing error (Figures 4.5.17
through 4.5.57) of Section 4.0.
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The probability of the timing error exceeding 0.5% of a bit period
is:
PITS > 0.05 T1 = 1 - H (288(0.005)1
= 1 - H (1.44)
= 1 - 0.91914*
P[TE >_ 0.005 T1= 0.0208
h
Thus the probability that noise induced timing error will be as great
as 0.005 T, with corresponding performance degradation of 0.1 db, is
approximately 2%. Therefore errors due to noise induced jitter are
neglected.
C
*U.S. Department of Commerce, National Bureau of Standards, Applied
Mathematics Series #41, "Tables of the Error Function and Its Derivative".
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APPENDIX E
ANALYSIS OF THE MSFTP-2 BIT SYNCHRONIZER TUNABLE LOW PASS FILTER
1.0 INTRODUCTION AND SUMMARY
The MSFTP-2 bit synchronizer tunable low pass filter provides the
filtering in the filter and sample detector and the filtering for the
clock extraction (timing) loo p . The accuracy of this filter, whose cut-
off frequency is programmable over a range of frequencies of 0.5 Hz to
500 KHz, is critical to the operation of the bit synchronizer.
In this appendix, the following analysis on the filter is carried
out:
1) Filter transfer function
2) Filter effective noise bandwidth - for use in the F&S detector
analysis
3) Filter phase response and static timing error - for use in
timing error analysis
4) Filter frequency response (attenuation versus detuning) -
for use in DC error analysis
5) Filter time response to PCM data - for use in filter and
sample detector analysis and in dynamic timing error analysis.
2.0 TUNABLE LOW PASS FILTER TRANSFER FUNCTION
The tunable low pass filter is shown in simplified schematic form in
Figure E-1. The filter is capable of having its cut off frequency tuned to
correspond to one-half the bit rate over the operating range of bit rates
from 1 BPS to 1 MBPS. This is accomplished by changing R and C as a
function of bit rate. Capacitors (C) are switched in by relay networks
under front panel control. The variable resistors (R) are FET transistors
which are voltage programmed via a digital to analog converter under front
panel control.
E-1
;15
lNPU
OUTPUT
0
# VARIABLE Its ARE VOLTAGE CONTROLLED FET TRANSISTORS
CAPACITORS ARE SWITCHED IN BY RELAY NETWORKS AS BIT
RATE IS CHANGED BY FRONT PANEL CONTROL
Figure E-1 Tunable Low Pass Filter Schematic
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The nominal values of R 1 through R3 and C 1 through C 3 are equal:
R1-R2-R3-R
C1-C2-C3=C
The feedback ratio (from Figure E1) is:
K =	 +'2.	 (gain of emitter follower)
K r	 (.97) - 0.82.6
Referring to Figure E-2:
Z 3 = r (R 3 open circuit)
V3 Z3 	
C _	 1_
lr 1F - 1 R T+ SCR
SC
+R 1
Z2 = (Z3	 ) SC -
	
1 + SCR	 (R2 open circuit)
Z 3 + R +	 S2C2R + 2SC
V2 _ Z2 
_	 1 + SCR
2 + R S2 C2R2 + 3SCR + 1
Z + R 1
Z = ( 
z	 ) ^—
C = S 2C2R2 + 3SCR + 1	 (P., open)
Z2 + R + SC S 3C 3R2 + 4S 2 C2R + 3SC
E-3
D
.-0
E-4
GJ
LL
3C
0
-i
4J
A
LLI
C-i
LL.
•s
C4
N
V1	 Z1	 S2C2R1 + 3SCR + 1_To-
 Z1 + R = S 3 C 3 R 3 + 5S 2 C 2 R 2 + 6SCR + 1
V3	 V3 V2 VI	 1
GO = V2 V1 Vo _ S 3 C 3 R 3 + 5S 2 C 2 R 2 + 6SCR + 1
RC=T
V3 _ 	 '1 	 1
TO S 3T 3 + 5S 2T2 6ST + 1	 D
V3= (1-K)Vout
VIN-Vo-KV out =0
Vo = VIN - K Vout
V 3	 (1 - K) Vout__ 1
Yo	 V IN - K Vout D
(1 - K) Vout D (V IN	K Vout ) 	D VIN D K Vout
Vout (1 - K + D
K _)	 1
	 VIN
1
Vout	 D	 1
VI N	 (1 - K+ p K)	 1- K D+ K
-	 1
Vout	 1	 K
V IN	 D + 1 K K
E-5
1vout K
V IN 	 S 3T 3 + 5S 2T 2 + 6ST + 1 + T---K
K	 1
1+ 1- K - 1- K
1
yout	 I - K__
yIN	 S 3T 3 + 5S 2T2 + 5ST + 1	 K
K = 0.8
yout =	 _	 5	 = H(S)
V IN	 S 3T 3 + 5S 2T 2 + 6ST + 5
5
H(S) =	
T3
S 3 + 5T
 S2+62 S+
7	 T
5
H(jw) _	 T3jw3 T w2 + j 6 w+ 5
T2	 T3
5
H(jw) _	 T3
1 +
(T3 T w2)	
6 w - w3
T2
H(jw) -	 1
(1 - T2w2 ) + j S T(.,)-TlT 3w3
s^
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H (jw) =	 1
[l - (wT) 2 ] + j[1.2 wT - 0.2 (wT)3]
The phase shift through the filter at a frequency of one-half the bit
rate is required to be one-half bit period (or 90 0 ) for proper sampling.
at 90 0 phase shift: 1 - (aT} 2 = 0
(J) 2 = 1
2,rfT = 1
f o 2irT = 2 bit rate
T = 2 o
H(jw) =	 1
[1 - (2,rfT) 2 ] + j [1.2(2,rfT) - 0.2(2,rfT)3]
H( jw) =	 1
+ j 1.2 f
o	 0
- 0.2 \fL	 /31f	 \	 1l	 o
f
:F = a
0
The response magnitude is:
MAG =	 1
[(1 - a2 ) 2 + (1.2a - 0.20)211/2
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The phase response is:
Phase = tan 1 
1.2a - 0.2a3
C	 , _ a2
Log Mag = -20 log [(1 - a 2 ) 2 + ( 1.2a - 0.2a3)21 1/2
The log magnitude is plotted in Figure E-3.
3.0 TUNABLE LOW PASS FILTER EFFECTIVE NOISE BANDWIDTH
The effective noise bandwidth of the tunable low pass filter, compared
to the effective noise bandwidth of the I&D filter, is required in the
analysis of the filter and sample (F&S) bit detector.
The effective noise bandwidth compared to the effective noise band-
width of the I&D filter is:
f0co IMAG1 2 df
B =
o	 IMAG1 2 of I&D Filter
IMAG1 2 of I&D Filter = 1
fBo = 	
IMAG12 df
0
The square of the magnitude of the TLPF was integrated numerically on
the computer, yielding:
Bo = 1.57 fo
Since fo
 = one-half bit rate
Bo = 0.785 Bit Rate
Note that the TLPF noise bandwidth is 57% wider than the IN noise
bandwidth.
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20
-2
-4
-6
-8
-10
W0
-12
Z0
a -14f
-16
-18
-20
-22
-24
-26
MAGNITUDE=-20 LOG I(1-a2)2+0.2a-0.2a3)2]}
F
n=F0
F0
 = } BIT RATE
0.2	 0.5	 1.0	 2.0	 5.0
FREQUENCY NORMALIZED TO ONE-HALF THE BIT RATE (a - (/Fa)
Figure E-3 Tunable Low Pass Filter Frequency Response
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4.0 TUNABLE LOW PASS FILTER STATIC TIMING ERROR
For zero static phase error the filter must be tuned to exactly one-
half the operating bit rate. Detuning will result in a static phase error
in timing signals supplied to the integrate and dump and filter and sample
detectors.
The filter delay when tuned to f  or, one -half the bit rate, is 900
or one-half the bit period.
Delay atfo=90°=2
T = bit period
Phase delay
	
= tan-1 [1.2a - 0.2a3]
[1 - az]
_ f
a 
fo
0^=90°-^
Static Timing Error T	 1_ - 0(T	 80
v
E-10
	rr	 3
I1.2 ^ - 0.2 ^F^ 1
90° -tan
	
1 l	 0	 o // J
o	 ^1 -
\
 o)2
J
180°
Timing error 
T 
versus filter detuning is shown in Figure E-4.
5.0 TUNABLE LOW PASS FILTER ATTENUATION VERSUS TUNING
The change in filter attenuation for small change in filter tuning is:
aattenuation = AMAG = 1 - MAG
aMAG = 1 -	 1	 --
[(1 - a l ) l + (1.2a - 0.2(x1)21"2
®	 a - f
fo
Change in filter attenuation versus filter detuning is shown in Figure E-5.
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-0.05
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FILTER DETUNING = 1 - f 
0
Figure E-4 Timing Error Versus Tunable Low Pass Filter Detuning
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Figure E-5 Tunable Low Pass Filter Attenuation
Versus Detuning
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6.0 TUNABLE LOW PASS FILTER TIME RESPONSE TO PCM DATA
The transfer function of the tunable low pass filter (from Section 2.0)
is:
5
H(S) T3S3+TS2+ 6 S+ 5
Tz	 T3
Let T = 1
H(S)	 5
S 3
 + 5S2 + 6S + 5
H(S) _	 5
(S + 3.76)(S 2 + 1.24S + 1.33)
H(S) =	 5
(S + 3.76)[(S + 0.62) 2 + 0.971
The response to a unit step (S) is:
E° (S) _
	
H(S)
AI
t
E (S) =	 5
°	 S(S + 3.76).[(S + 0.62) 2 + 0.946
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which is of the form
E (S) -	 5
°	 S(S + b )(( S + a)1 + W2
a - 0.62
b - 3.76
W - 0.971
From Laplace transform tables, the time response is:
e°(t) - 
K  + Kie-bt + K2e-at sin(Wt + m)
where
K =	 1
° b(a2 + W2)
Ki =—	 1
b[(a-b) 2 +W21
K2 = -
	
1	 •-
(al + W2 ) ( a - b) 1 + W2
= tan"i (a) + tan" ( a— w
E-15
Et
i
4E-16
W = 2Afc
f
R = -r = 0.5
B
f  = 7
1
f^ =,R T
G? = A
eo(t) = Ko + K l e-
bt + K?e-at sin ^A T + f}
The pulse response, eop(t) , is obtained by adding the response to a
negative step at t = T to the step response:
si
eop ( t ) = eo(t) - eo(t - T)
The equations for the tep and pulse response of the TLPF were
programmed and a print out of the output as a function of time (T/ obtained.
Figure E-6 is a plot of the TLPF output step and pulse response.
1.2
1.1
1.0
0.9
0.8
0.7
0.6
W
0.5
,ZV
0.4
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0.2
0.1
0
-0.1
-0.2
0	 0.2 0.4	 0.6
	 0.8	 1.0	 1.2	 1.4	 1.6	 1.8 2.0	 2.2	 2.4 2.6
	
2.8
	 3.0 3.2 3.4 3.6
NORMALIZED TIME( T)
Figure E-6 Tunable Low Pass Filter Step and Pulse Response
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APPENDIX F
ANALYSIS OF THE MSFTP-2 BIT SYNCHRONIZER PHASE LOCK LOOP
1.0 INTRODUCTION AND SUM.WRY
The analysis presented in this appendix was undertaken in order to
determine the effective noise bandwidth and static phase error in the MSFTP-2
phase lock loop (PLL). The noise bandwidth is required to determine the
noise induced jitter. Both noise induced jitter and static phase error are
timing errors which affect the I&D and F&S detectors.
No reference to the design values of the PLL loop bandwidth as a func-
tion of bit rate could be found in the MSFTP-2 bit synchronizer technical
information. Therefore, the detailed PLL circuit configuration was deter-
mined from the schematic diagrams and a small signal analysis conducted to
determine the loop bandwidth, loop noise bandwidth, and static phase error.
It was found that the loop noise bandwidth is approximately 5%, 1%,
and 0.5% of bit rate for the high, medium, and low loop bandwidth setti cs
respectively.
The static phase error was found to be 0.4, 1M3, and 3M0 percent of a
bit period per percent frequency uncertainty; for the high, radium and low
loop bandwidth setting respectively. Where (M) is the transition density.
2.0 PHASE LOCK LOOP CONFIGURATION
The simplified schematic diagram of the phase lock loop (PLL) is shown
in Figure F-1. It consists of phase detector, loop filter, isolation
amplifier, and VCO and digital frequency divider. The input signal (D) to
the PLL is derived from the one-half bit width one shot and is a one-half
bit width pulse occurring at data transitions (no pulse occurs in the
absence of transitions).
C
u
F-1
^_
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2.1 PHASE DETECTOR
The phase detector circuit is shown in simplified form in Figure F-2.
The phase detector gain can be changed by switching a resistor (R G)from
the phase detector output to ground (R G is located in the loop filter)
depending on the desired loop bandwidth. Three loop bandwidths are
provided (Hi, Med, and Low). For the loop bandwidths R  is open, 2.2 K,
or 820 Q, respectively. The voltage equivalent circuit for the phase
detector with each value of R  is shown in Figure F-3.
The time waveform (phase detector out) of the phase detector is shown
in Figure F-4 for the condition of synchronism. It will be noted that
there is no'output from the phase detector when an input (D) is positive
or when there are no data transitions. It will also be noted that the
phase detector is "digital" in that it does not preserve the amplitude of
the input signal. The output is a bipolar clipped signal whose duty cycle
is a linear function of the phase angle between D and BR.
®	 _	 The phase detector characteristic is shown in Figure F-5. The output
e0is the average voltage of the phase detector as a function of the
relative phase (o) of D and BR.
The gain of the phase detector (Kd) is the slope of its characteristic
(Figure F-5).
Kd = (1
7 ) M nA = M A Rad
A = peak voltage output
The factor of 
2 
and M come from the lack of phase detector output for one-
half the bit period and when transitions do not occur, respectively.
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DBR
D
BR
Figure F-2 Simplified Circuit of Phase Detector
ti
3.	 F-4
Q + A F%V
R0 = 5.3K
TO LOOP FILTER
(a) HIGH LOOP BW
5.3
f 4.5V
2.2K
t
RD = 1.55K
	
f 1.32V	 TO LOOP FILTER
(b) MEDIUM LOOP BW
5.3K
	
t 45V	
-jvvlv	 820r
R0 = 71 Or
	
t0.6V	 TO LOOP FILTER
(c) LOW LOOP BW
Figure F-3 Voltage Equivalent Circuit of Phase Detector
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Figure F-4 Phase Detector Waveforms
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IE ERROR
Figure F-5 Phase Detector Characteristic
The phase detector gain for each of the loop bandwidth settings are:
Loop BW	 Kd a 
1Rad
Hi	 M
n
Med	 M 1.32
n
Low	
M 0—_6
n
2.2 LOOP FILTER
The loop filter is shown in schematic form in Figure F-6.
The circuit constants of the filter are switched as a function of bit
rate by front panel controlled relays as shown.
The filter contains 6 values of R 1 and R 3 . Based on the schematic
these values of R 1
 and R 3
 are switched to cover the 6 decades of bit rate
frequency from 1 BPS to 1 MBPS. There are 24 combinations of R 1C 1 , or
four (4) combinations per decade. There are two sets of R.C I , one for hi
loop bandwidth, the other for low and medium loop bandwidth.
A truth table showing relay positions versus bit rate range is shown
in Figure F-7. The truth table was drawn from Figure F-6. The Applo bit
rates of 51.2 KB and 1.6 KB are in decades 5 and 4 respectively and
correspond to positions 19 and 13.
Figure F-8 shows the filter constant for 51.2 KB for the three loop
bandwidths.
U
t^
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1NIOM M
-491 lit'M Ft
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11 h
Figure F-6 14SFTP-2 Sit Synchronizer Loop Filter
TRUTH TABLE
LOOP FILTER PARAMETER SWITCHING
osition Relay Bit Rage Range Decade
Ki K 1 K 3 K,, KS
1 X X X x X 1	 BPS	 2	 BPS
2 X X X 0 X 2	 4 1
3 X X X X 0 4	 8
4 X X X 0 0 8	 BPS	 10	 BPS
5 X X 0 x X 10	 BPS	 20	 BPS
6 X X 0 0 X 20	 40 2
7 X X 0 X 0 40	 80
8 X X 0 0 0 80	 BPS	 100	 BPS
9 X 0 x X X 100	 BPS	 200	 BPS
10 X 0 X 0 X 200	 400 3
11 x 0 x x 0 400	 800
12 X 0 X 0 0 800	 BPS	 1000	 BPS
13 X 0 0 X X 1	 KB	 2	 KB
14 x 0 0 0 X 2	 4 4
15 X 0 0 x 0 4	 8
16 X 0 0 0 0 8	 KB	 10	 KB
17 0 0 X X X 10	 KB	 20	 KB
18 0 0 X 0 X 20	 40 5
19 0 0 X X 0 40	 80
20 0 0 X 0 0 80	 KB	 100	 KB
21 0 0 0 X X 100	 KB	 200	 KB
22 0 0 0 0 X 200	 400 6
23 0 0 0 X 0 400	 800	 KB
24 0 0 0 0 0 800	 KS	 1.0	 MB
Loop BW K6 K7 K8
Hi 0 0 0
Med x 0 x
Low X X 0
X Relay Closed
0 Relay Open
F-10
I
220K
(a) HIGH LOOP BW
1.2M
1.2M
220K
(b) MEDIUM AND LOW LOOP BW
Figure F-8 Loop Filter Constants for 51.2 KB
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2.2.1 Loop Filter Transfer Function
Assuming a high gain operational amplifier:
Z
F(S) = V = - 	 Z = Feedback impedance
V i	 R 1	 F
Z 1 = feedback impedance with Cz open
^Rz + 
1
SC1 
R3	
R 3 + R2R3SC1
Z 1 =	 -
R2 + R3 + SC l + (Rz + R 3 ) SC1
1
Z1 ^	 R3 + R3R2SC1
ZF Z1 + SCz 1 + ( R2 + ROSC 1 + SC 2[R 3 + R3R2SC1)
R3 + R3R2C1S
ZF
$2C 1R2CZ R 3 + S(C1 R2 + C1R3 + C2R 3 ) + 1
C, R2 = T 1
C 1 R3 = T2
C 2R3 = T3
F(S) 
= (R3) 
	 1 + T1S
R1 $
2 T 1 T 3 + S(T 1 + T 2 + T 3 ) + 1
R3
R = K  = DC gain of the filter
1
0
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The filter time constants at 51.2 KB fo; the different loop bandwidth are
are follows:
Ti T2 T3 TJT3
Loop BW	 Sec Sec Sec Sect
High	 1X10-3 0.012 0.34;10-3 0.34X10 -6
Low & Med	 6.8X10-3 0.12 0.34X10 -3 2.31X10-6
T1+T2+T3
Sec
13.34X10 -3
127X10 -3
Hi Loop BW
F(S))	
K	
1 + 1 x 10-3 (S)
F S2 (0.34 x 10-6 ) + S(13.3 x 10 -3 ) + 1
r
Low Loop BW
F(S) =	
KF(1 + 6.8 x 10 -3)S
S 2 (2.31 x 10-6 ) + S(127 x 10 -3 ) + 1
Hi Loop BW
F(S) = KF	 (S + 1 
X__103)
(S + 0.294 x 10 3 )(5 + 38.8 x 103)
F(jwo) = K	 (jw + 1 x 103)
F (jw + 0.294 x 10 3 )(jw + 38.8 x 103)
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Low Loop BW
F(S) = K F 	 (S + .147 x 103)
(S + .011 X 10 3 )(S + 55 x 103)
F(jw) = KF	 (jw + 0.147 x 103)(jw + 0.11 x 10 3 )(jw + 55 x 103)
The response of the loop filter with constants set for 51.2 KB Hi Loop
BW is shown in Figure F-9. The response for Medium and Low Loop BW is shown
in Figure F-10. Since the third break point is substantially higher than
the next closest (>10) the filter transfer function can be simplified by
-	 assuming T 3 = C.
Then:
T S + 1
F( S) = K 
/
F S T1 + T.l 
+ 1
\
	
loop 'filter transfer function
 
2.3 VCO DRIVE AMPLIFIER
The drive amplifier gain is approximately 0.7
K  = 0.7
2.4 VCO AND DIVIDER
The VCO frequency shift range is 1.6 MHz to 4.0 MHz. It is followed
by a binary counter which is programmed to divide the VCO center frequency
(f 
0 )down to the bit rate:
BR = N—o = fo	 n = number of stages in the binary counter
2
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T	 S - --9— volt = t	 Sec-Volt
Then
I q When operating at 51.2 KB, N = 64 and f o = 3.2768 MHz
BR = 51.2 KB = 3.2768 MHz
64
The frequency control voltage to the VCO is approximately +IOV. So
the VCO transfer function is
KVCO _ 4.0 - 1.6) MHz 	 240 KHz
S -	 N 10 volts = S N volt
K. 	 =37 KHz
VCO - T6-4T	 volt
Let (KVCO )(KA ) = K  to combine the amplifier, VCO, and divider.
3.0 PLL SMALL SIGNAL ANALYSIS
The PLL equivalent block diagram and transfer functions is shown in
Figure F-11.
The open loop transfer function is:
T1S + 1	
K G(S) = Kd KF (S T 1 + T2) -+ T) S
T 1 S + 1
G(S) = KT [
S 1 ( T I + TO + S
KT = Kd KF K 
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The closed loop transfer function is:
H(S) = 1 + GG(S)
B
	 F(S) - 1
(S)	 (S)
KT(T 1S + 1)
H(S)
SZ ( T j + T2) + S(KTT 1 + 1) + KT
KT
T 1 + TZ (T1S + 1)
H(S) _	
KTT1 + 
1	 KT
S2+S( T +	 )+	 +1	 T7	 T1	 T2
The characteristic equation of H(S) is of the form:
S2 + 2 & wn5 + wnt
where:
K.^
W-
n	 T1 + TZ
natural resonant frequency
- 
KTT 1 + 1
2^wn - r + r2
1 KTT 1 + 1`
	
T 1 + Tz
	
& —T T + T 1 ----^—	 damping ratio
^	 1	 T
K__ 1	 T	
'(T
+ 
^T
1
- 
__ n	 T +
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H( S ) ' Sz + 2 t wnS + wnz,
wnz (1 + 3wTi)
H(jw) - -w
z + Jw wn 2 c +.wnz
i a ^ - .K
n	 T
wnl1+!! 
^2
	
^n`1n	 T
H UJ =z-
wn
 -w jw wn2^
7 + j wn \2 ^ - KT }
1	 W2 + 3 ` 2^
	
wnz	 wn
(	 l	 i/xwn1 + ^ l2 ^ - K
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3.1 EFFECTIVE NOISE BANDWIDTH (B N )
B = J,00 ^MAGI
Z dF
o
N	
IMAGIi MAX
It is assumed that the noise bandwidth is approximately equal to:
B  = 2nFn Hz
Fn = 211 = natural resonant frequency (Hz)
The above expression is true for the critically damped, high gain second
order loop.
Tables F-1 and F-2 are tabulations of pertinent data calculated for the
PLL. Table F=l shows the time constants and gain constants for the bit
rate ranges which include the Apollo rates. Table F-2 shows the natural
resonant frequency (wn ) and damping ratio (E) for the two bit rate ranges.
Table F-2 also shows the loop noise bandwidth as a percentage of bit
rate for the Apollo rates. It is seen that the noise bandwidth is
approximately 5%, 1%, and 0.5% of bit rate for Hi, Med, and Low bandwidth
settings, respectively.
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e4.0 STATIC PHASE ERROR OF PLL
The phase error which results from a frequency difference between
the incoming bit rate and the static (center frequency) of the VCO is
given by:
*00 - KT
where
Gw = frequency difference
KT = loop gain of PLL (sec)
ow = 2n efB Rad/sec
2n ef
B
00 = K	 rad
T
T = bit period = 27r rad
00	 ofg
TT = KT
The above expression is the phase error normalized to the bit period
and is the static pease error as a fraction of the bit period.
Static phase error calculations for the Apollo bit rates, at each
of the three loop bandwidth settings, and for two transition densities
are tabulated in Table F-3. The data in Table F-3 for transition densities
of 0.5 and 1.0 is plotted in Figure F -12.
Floyd M. Gardner, "Phaselock Techniques", P. 29.
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TABLE F- 3
CALCULATION OF STATIC PHASE ERROR OF PLL
00 _ at 
T KT
Static
Bit
Rate
Loop
BW
Setting
LoopGain KT
1(Se-0
Transition
Density
M)
Frequency
Uncertainty of B
Fr act.
	 Hz
Phase
Error
"o
-T
0.5 0.0404
0.05 2560
1.0 0.0202
Hi 127,000 M
0.5 0.0808
0.1 5120
1.0 0.0404
0.5 0.136
0.05 2560
1.0 0.068
1.2 KB Med 37,400 M
0.5 0.272
0.1 5120
1.0 0.136
0.5 0.30
0.05 2560
1.0 0.15
10.60
Low 17,000 M
0.5
0.1 5120
1.0 0.30
0.5 0.04
0.05 80
1.0 0.02
Hi 3,970 M
0.5 0.08
0.1 160
1.0 0.04
0.5 0.138
0.05 80
1.0 0.069
1.6 KB Med 1,160 M
0.5 0.276
0.1 160
1.0 0.138
0.5 0.30
0.05 80
1.0 0.15
Low 530 M
0.5 0.60
0.1 160
1.0 0.30
(--
0.6
0
O¢
^O
O
10
41
Q0^1 ^^Oh
^ 0^0 Q 03,
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	00
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Figure F-12 PLL Static Phase Error Versus Frequency Uncertainty
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This analysis shows that very severe timing errors result for
frequency uncertainty of greater than 2% and reduced transition densities.
Large frequency uncertainties are not expected to occur, however, because
of "loop stress" metering provided at the output of the phase detector.
The meter full scale reading measures maximum frequency uncertainties of
10%, such that meter accuracy of less than 10% results in static phase
error of less than 1%.
From the curves of Figure F-12 the error normalized to frequency
uncertainty for each loop bandwidth setting is as follows:
Hi Loop BW Setting:
% _ 0.4 Percent of bit period
T M Percent frequency uncertainty
Med Loop BW Setting:
Oo = 1.3 Percent of bit period
®	 T	 M Percent frequency uncertainty
Low Loop BW Setting:
Go
 __ 3.0 Percent of bit period
7-
	 M ercent frequency uncertainty
F-27.
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APPENDIX G
f
Id
AC ANALYSIS OF THE MSFTP-2 BIT SYNCHRONIZER BASELINE CORRECTION LOOP
1.0 INTRODUCTION AND SUMMARY
The analysis presented in this appendix was undertaken to predict the
AC performance of the MSFTP-2 bit synchronizer baseline correction technique
and determine the resulting performance degradation due to AC baseline
offset. In the analysis a linear model of the baseline corrector, which
is a non-linear "bang-bang" feedback control loop, is developed and its
AC response calculated. The resulting performance degradation, as a
function of AC baseline offset, is estimated for the model.
The MSFTP-2 bit synchronizer technical information states that the limit
of operation of the baseline corrector corresponds to AC baseline frequen-
cies of 1% of bit rate. No reference is made to performance degradation.
This analysis yields a performance degradation of approximately 2.8 db with
sinusoidal input AC baseline of frequency equal to 1% of bit rate and
amplitude of 100% of peak signal amplitude. No test data is available to
date, due to time and equipment limitations, for comparison with calculated
results.
2.0 BASELINE CORRECTOR CONFIGURATION
The baseline correction circuit is shown in simplified form in
Figure G-1 and consists of the code averaging circuit (CA) and the AC base-
line correction loop (BCL). The input to the circuit is the PCM data plus
any AC and DC baseline offset, the output is the PCM data with baseline
offsets removed or attenuated.
The low pass filter (LPF) and full wave rectifier (FWR) detect the
envelope of the baseline offset by detecting the peak value of the PCM
input data plus baseline. The peak value is compared with a reference
threshold (ETH ) which is (ideally) set to the peak value of the PCM data.
The circuit of Figure G-1 is simplified to that shown in G-2 by eliminating
the LPF and FWR, setting the threshold (E TH ) to zero and letting the input
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G-3
to the circuit be only the baseline offsets (no PCM data). This simplifi-
cation is justified since the static errors due to the threshold are taken
into account in the DC analysis of Appendix B.
The block diagram of Figure G-2 is further simplified to that shown in
Figure G-3 by replacing the up/down counter and digital to analog converter
with an ideal analog integrator. This simplification is justified in
that the quantization error of the up/down counter and DAC are taken into
account in the DC analysis of Appendix B. Substitution of the ideal inte-
ration linearizes the circuit, however, by eliminating the sampling log,,c.
The result is a linear proportional control loop instead of a "bang-bang"
loop.	 •
The gain of the analog integrator () is set numerically equal to
(j	
the maximum rate of excursion of the voltage out of the DAC. The DAC out-
put can rise to 6V in a minimum time of 64 bit periods (T).
Thus
RzC1 = 64T sec-1
at 51.2 KB:
T =	 a 19.2 usec
R2 C;I 4800 sec
at 1.6 KB:
T 
= .6K 
= 625 usec
1 = 150 1
RzC1 	 sec
C
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2,1 TRANSFER FUNCTION, LINEARIZED BASELINE CORRECTOR
Referring to Figure G-3:
Ex (S)
R1 (SC i
1
	_ R1	 1
^--^	 ( + SC1R1)
i (S ' tR	
1
1 + SC R 	 o
Since the overall gain of the code averaging, including the subtractor,
is unity:
EX(S) _
	 1	 1
ri (S)
	
+ 6C i R 1
	+ ST1
f..	
Ey(S) = E i (S) - EX(S)
z	 Ey(S) = E.(S) - E.(S)	 1 1
 /+ ST
E (S)	 1	 S-E,
	 S
= 1 -	
+ STS -	 + ST1 r S + 1
T1
E0(S) = Ey(S) - EB(S)
EB(S) = Eo(S) B(S)
B(S) = Feedback Function
0
G-6
E0(S) = Ey(S) - Eo(S) B(S)
Ey (S) = E0(S) + Eo(S) B(S)
E0(S)	 1
€y(S) = 1 + B(S)
B(S) =
	 1	 - 
1
.SC2 R2 - TlS
E0(S)	 1	 T2S	 S
y(S =1+ 1 -1+T2S-S+ 1
T2S	 i2
The overall transfer function is:
_ E0(S) __ (Eo(S ) (E (S)1E^} _	 S	 SH(S)€ (
S )	 (S)) 1t•t5;!
	(
	
1
 )(Sy	 ,	 s 
T 1 	 T2
H(S) =	 S2
S+ T1 S+ T. 11	 2
H(Jw) _
	 WZ
`jw + T -L) ^  + 1T J
1	 2
R
G-7
T1 = R 1 C 1 = ( 1.8 x 10 6 )(1.5 x 10-6 ) = 2.7 sec
T = 0.31 seci
= 1	 RAO
wci T1 = 0.37 sec
fci = w = 0.06 Hz
T2 _ R2C2
at 51.2 KB:	 0
2 = 4800 Sec
1f	 = 765 Hzc2=2,rT2
at 1.6 KB:
T2 = 150 sec
fc1 
= 2n 1 C z = 24 Hz
C.
G-8
The baseline correction circuit is therefore a two section high pass
circuit to baseline offset. Ideally it will correct DC offset with zero
error and will pass AC offset in increasing amounts with increase in AC
baseline frequency.
The break frequencies are:
51.2 KB	 1.6 KB
0.06 Hz	 0.06 Hz
765 Hz	 24 Hz
The log magnitude of H(jw) is plotted in Figure G4 for the two Apollo
bit rates.
The technical information on the MSFTP-2 bit synchronizer says that the
f	 limit of operation of the baseline corrector to AC baseline offset is 1%
t	 of the bit rate or 512 Hz and 16 Hz for 51.2 KB and 1.6 KB respectively.
Nothing could be found specifying the degradation expected at AC baseline
®	 offset of these frequencies.
The analysis shows (Figure G-4) that AC baseline offset of a frequency of
1% of the bit rate is attenuated by 5 or 6 db. Considerable degradation
will result at these frequencies with large input AC baseline variation.
3.0 PERFORMANCE DEGRADATION DUE TO AC BASELINE OFFSETS
Exact calculation of degradation, due to AC offsets is unwieldy be-
cause the magnitude of the offset changes from bit to bit. Exact cal-
culation would require that the fractional error porbabilities, on a bit
by bit basis, be calculated for the incremental change in offset voltage
within each bit, due to the AC offset voltage. For example, if one cycle
of sinusoidal AC offset encompasses one hundred bit periods, the individual
error porbability of each bit with its corresponding offset would have to
be calculated and the error probabilities weighted by a value of o and
summed. This difficulty is avoided by using the average value of the AC
offset as an approximate equivalent DC offset.
Q
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The degradation as a function of AC baseline frequency has been
estimated with input baseline amplitude of 100% of peak signal amplitude.
The estimates were made by calculating the average baseline voltage out of
the baseline circuit, as a function of frequency, and reading, from the
DC offset curves of Section 4.0, the degradation which would result from a
DC offset of the same magnitude. The estimated degradation is tabulated
in Table GI and plotted in Figures G-5 and G-6.
From Figures G-6 and G-C, it is seen that the estimated degradation at
1% of bit rate is approximately 2.8 db (again, this is with input baseline
amplitude of 100% of peak signal amplitude which is comparatively large).
The degradation decreases rapidly with decrease in the frequency of the AC
baseline offset.
It is believed that the "shape" and the magnitude of Figures G-5 and
G-6is a reasonable representation of the MSFN bit synchronizer performance.
It is recognized and pointed out, however, that the abscissa (frequency
axis) may be in error due to the assumptions made in linearizing the loop,
i.e., the curve may be "shifted" on the frequency axis. The shift would
occur from the assumption of the value of gain 4) for ine analog inte-
L
grator and thus the upper break frequencies. No test data is ava11aJle
to date, due to time and equipment limitations, for comparison with pre-
dicted performance.
G-11
-12
t
rN
LL-
LL.
O
Wz
JW
m
a
0
f-
w
O
z0
QC3
0.
t9
WO
O
W
F--
1--NW
LL
O
Z
O
QJ
co
Q
F-
r
LO
WJ
H
O pp r at
O O N M
rOb -r-
E CO
O N
4A r0W L• N O p r N
M rLO
i0 co
Ocy
Y
O N 0i
•r LO O r N tp,N
O r O O O O O O
+^ catO •^ R3
4Jaa
o m o
Co> Q 4 Id co td4
to N 1 L L O O O
t
M
Li ^, o 0 0 6 0
co
c co co v o q* co Co O
O	
•O N '_
4J U
to3d c co
c 4- •^ Y
4 O d! O: co M
N O N tp
4.) ^ Ln 1 M r r
A
M LO
r d
r0 M M M
to Mt0 totoiJ	 C	 e0 ^O t0 .
> O O O O
O O O O
C N
►-4 W
	
Q
cat4- •^ 10Or— d
et0 4-O^m
CC +J
to to O O O O O. O O OW	 4/ r r r0. r r r r
VOJ
c C
Ur ^ N
Q N^ r O O
s" O r O N O Cl Clco
 W r N Ln
Z
O
Q 2.00
OW
c
3.0
m
-o
1.0
4.0
P
100 PERCENT OF PEAK SIGNAL
AC BASELINE OFFSET INPUT
BIT RATE = 51.2 KB
04
0	 100	 200	 300	 400	 500	 600
AC BASELINE FREQUENCY (Hz)
Figure G-5 Degradation Versus AC Baseline Frequency
G-13
03.0
m
-oO0 2.0Q
nc
OW
1.0
100 PERCENT OF PEAK SIGNAL AMPLITUDE
AC	 LINE OFFSET INPUT
BIT RATE 
4.0
0L
0	 5	 10	 15	 20	 25
AC BASELINE FREQUENCY (Hz)
Figure G-6 Degradation Versus AC Baseline Frequency
G-14
APPENDIX H
COMPUTER PROGRAMS
The flow diagram for determining the signal-to-noise degradation
in a circuit is shown in Figure H-1. The procedure is to convert the
signal-to-noise ratio (SNR) into a probability error (PE) by means of
the error function (ERF), determine the increase in the PE as a function
of the bit density and circuit parameters, and then reconvert the new
PE back into an equiva'-,nt SNR.
The computer method of determining the error function is to use
the series for the solution. Thus
{	 -	 x
L_	 ERF(x) = 2 J e-t2dt
o
= 
2 fx^l - t2 + 2i - 36 +^- - - - -Idt
N o \
/	 3	 5	 7	 9
*v Fir
= 
2 (x- 3 +5^f-^+9-7T----
Letting x = 0th term and ^ = 1st term, the nth term
-1 nx(2n +.l)
=	 2n + 1 n!
The ratio of the n + 1st term to the nth term
2n + 1 I v2
2n+	 n+
The ratio of the 1st to the 0th term is obtained by letting n = 0,
the 2nd to the 1st term by letting n = 1, etc.
H-1
ITherefore the individual terms of the error function series may
be obtained by initializing the series by letting ERF(x) = ? x and
determining additional terms by multiplying by the above ratios from
n - 0 to the number necessary to obtain the desired accuracy. As each
term is calculated it is accumulated to give a more accurate value for
the error function.
The converse method of solving for x when the ERF(x) is known is
shown, in the flow diagram in the DO loop "LOOK". The method is to assume
an x, solve for the corresponding error function, obtain the difference
between the true and trial error functions, divide the difference by the
slope of the error function curve,-!- e x2 , and increment the original
value of the assumed x by this amount. The process is repeated until
the desired accuracy is achieved. The assumed value of x must be less
than the true value of x in order for the method to work.
In some subprograms used for solving for network parameters it was
necessary to obtain the Si function: i.e., Si(x) =r xSiu u du . This
0
was done in a manner similar to that used for the error function.. The
ratio of successive terms for the Si(x) series is - ('2n - 1)x 2 . The
(2n)(2n + 1)2
ratio of the 2nd to the 1st term is obtained by letting n = 1.
^s
l
--	 H-2
INVU1	 II4,07
A `
Figure H-1 Flow Diagram of Program for Determining Error
Probability and Performance Degradation in db
H-3
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69:7251-HDF-333
24 November 1969
Re: Task E-59C
National Aeronautics and Space Administration
Manned Spacecraft Center
Houston, Texas 77058
Attention: T. E. Ohnesorge, EE7
Tele/Communications Systems Division
Building 440, Room 216
Subject:
	
Update of TRW Project Technical Report #11176-H236-RO-00 "MSFTP-2
Bit Synchronizer Performance Analysis", 27 May 1968.
Gentlemen:
The information contained in this memo will allow the MSFTP-2
BIT SYNCHRONIZER REPORT, TRW Document #11176-H236-RO-00 to be updated.
On page 4-2 there is an error in the definition of a 2 . The
corrected page 4-3 should be inserted.
Pages 4-3 and 4-4 attached should replace pages 4-3 and 4-4 in
the document. These pages contain additional information to aid the reader.
The assumption of a constant output for waveform 4 of page 4-11,
Figure 4.3.2.2, while being an excellent engineering assumption (within 1%)
results in an apparent improvement in the matched filter detector from pre-
filtering for low transition densities, i.e. =10%. (Section 4.5.2.2, Perfor-
mance Degradation Curves of 1 0 Filter Due to Prefiltering, Figures 4.5.5
through 4.5.16). In reality no net improvement can be obtained by pre-
filtering before matched filter detection.
TRW SYSTEMS GROUP
Freeman, Manager
Task E-59C
V
L. L. Huggins
Subproject Manager for Electronics
o ma , ss s ant roject Manager
Engineering Analysis
Spacecraft Systems Analysis Project
HDF:jw
Attachment
SYSTEMS GROUP Of TRW INC. HOUSTON OPERATIONS • P O. BOX 58327, HOUSTON TEXAS 77058 • (713/ 591.3133
4.0 PERFORMANCE ANALYSIS UTILIZING INTEGRATE ANL DUMP
BIT DETECTOR
4.1 THEORETICAL PERFORMANCE OF I&D DETECTOR
The probability of occurance of a bit error in a PCM system is the
probability that the noise will exceed the signal voltage in amplitude and
be of the opposite polarity, causing the detector to decide on the wrong
symbol. For the case of Gaussian noise the probability of error is deter-
mined using the Gaussian probability density function, P(X).
XZ
z
P(X) =	 1	 e	 2a 
2Tr Ql
The probability that the instantaneous noise voltage is less than the
peak signal voltage, A, is:
_ XL
Prob(X < A) = fA
 P(X) dx = fA	 1	 e 2a 2 dx	 (4.1.2)
letting y = Q
	
A	 z
	Prob(X < A) =
 f
CY	
1
	 e 2 dy
	
-^	 2Tr
A	 Peak signal voltage out of the detector
but: 6 - a
	 RMS noise voltage out of the detector
(4.1.3)
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The probability of error as a function of signal-to-noise ratio, PE(a),is:
z
P E (a) = 1 -	 e	 2 dy = 1 - ^(a)
	 (4.1.4)
2,r
2
fo	 2n
	 (4.1.5)
a 2 = Peak signal Aower per bit out of the detector
RMS N oise power out of the detector
2
a = N
A
 B = Detector output signal-to-noise ratio
0
N0 = noise spectral density (one sided)
BN = detector bandwidth (one sided)
Therefore the probability of error, PE (X), is a function of the
voltage signal-to-noise ratio out of the detector and is therefore referred
to the detector noise bandwidth. The one sided noise bandwidth of an
integrate and dump detector with NRZ data is one half the bit rate as
shown in the following.
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The two sided noise bandwidth (BN ) of a linear network [6] is defined as:
J	 I H ( j w)1
2
 df
B 	 IH(jw)ILMAX
H(jw) = magnitude of network transfer function
The transfer function of the I&D filter is:
H(S) = A(1 -Se-ST)	
(4.1.6)
,1wT	 - 7wT
`
	jwT	 (4.1.7)
H(jw) = A (1 - e-jwT) = A (e 2 _ e 2 le 2jw	 jw
Sin X = 2j ( e jX - e-jX)
'	 T Sin 
wT
H(jw) = AT e	 2	 2
wT
2
'^
	
	
wT z	 z
Sin —
IH( jw )1 2 = A21`2 wT 2 = AzTz Li TrTfT
f
2
2 AzTLj (Sin TrTf I df(-T TT J
N	 AzT2
Let
X = 7Tf
(4.1.8)
(4.1.9)
4-3
	1
B
 - 2^rT	
[sin X
X	
dX
N
0
2
siX X	 dX = 2
0
1
BN = T
B  = T- = fB = bit rate (two sided)
Therefore
	
BN = 26=2	 bit rate (one sided)
Sample calculation of theoretical performance for the IN filter,
using Equation 4.1.4, are shown tabulated in Table 4.1.1 and plotted in
Figure 4.1.1.
The results of the preceeding discussion are adhered to throughout
the MSFTP-2 bit synchronizer analysis. Performance degradation is always
calculated as degradation from theoretical as shown in the figure. Signal-
to-noise ratio is always referred to the IN detector noise bandwidth.
4-4
